### CSCI 250 Introduction to Computer Organisation Lecture 2: Computer Memory I



Jetic Gū 2024 Fall Semester (S3)



## Overview

- Focus: Course Introduction
- Architecture: Logical Circuits
- Textbook: v4: 8.1, 8.2
- Core Ideas:
  - 1. Random Access Memories (Hardware)
  - 2. Random Access Memories (Software)
  - 3. RAM in LogicWorks



# Random Access Memories (Hardware)

# So far, in Storage

- Registers: limited in numbers, usually less than a few dozen in a single CPU (core)
  - Datapath has direct access to all GPRs
  - Read: Multiplexer; Write: Decoder

**P1** 

- Storage device: SSD, HDD, CD-ROM, Flash drives, etc.
  - Datapath does not have direct access to these
  - Data buses, device specific controllers, etc.



# Two Types of Memory

- Here, we are talking about Memory in the von Neumann architecture sense
- Read Only Memory (ROM), non-volatile
  - Traditionally, Read-Only; Modern ROM are sometimes rewritable through special means
  - Provide storage for information that doesn't need to be changed
  - e.g. Firmware

**P1** 



# Two Types of Memory

- Here, we are talking about Memory in the von Neumann architecture sense
- Random Access Memory (RAM): volatile
  - Read/Write operations

**P1** 

- Similar to registers, but with different implementation technologies (slower)
- CPU provides address and access mode, and after delay, information is accessed



# Why Random Access

• Non-volatile Hard Drives, Cassettes, Tapes (Serial Memory)

**P1** 

- Sequential Access: data block *i* is adjacent to data block i + 1
- Seek operation: locate data block *i*
- Seek first (slow), then sequential access (relatively fast)
- RAM: much much faster than HDD, slower than registers (can be as fast but very expensive), doesn't require seeking



![](_page_6_Picture_11.jpeg)

![](_page_7_Picture_0.jpeg)

![](_page_7_Picture_1.jpeg)

- Word: the natural unit of data used by a particular processor design (processor dependent)
- RAM spec (processor independent)
  - 1. number of bits per address, most RAMs are byte addressable (1 byte per address);
  - 2. number of bits accessed at read/write operation
  - 3. number of **addresses** in the RAM unit
- Every word in your RAM can be accessed through an **address**

![](_page_7_Picture_9.jpeg)

### **P1** RAM

![](_page_8_Picture_1.jpeg)

	Word Length	Bits for addressing	Bits per access	Max Addressable Memory
x86 (8086/8088)	16bit	20bit	16bit	2 <sup>20</sup> = 1MB
x86-64	16bit	64bit	64bit	<b>2</b> <sup>64</sup>
ARM32	32bit	32bit	32bit	2 <sup>32</sup> = 4GB
ARM64	32bit	64bit	64bit	<b>2</b> 64

![](_page_8_Picture_4.jpeg)

![](_page_8_Picture_5.jpeg)

# **Byte Addressable RAM**

- e.g. ARM32
  - Each byte has an address
  - Every access is performed on 32bits
  - e.g. read 0000000h -> 00000000h & 0000001h & 0000002h & 0000003h

1. <u>https://developer.arm.com/documentation/107565/0101/Memory-system/Memory-address-space?lang=en</u>

![](_page_9_Figure_6.jpeg)

![](_page_9_Picture_7.jpeg)

# Speed Comparison

- Your motherboard has at least one clock
  - crystal oscillator: the clock on which most other devices' speed is based
  - Your CPU: e.g. 3.5x
  - Your memory: e.g. 1x
  - PCle bus: e.g. 0.5x
  - etc.

**P1** 

![](_page_10_Figure_8.jpeg)

# Speed Comparison

technologies, processor generation, clock speed, and other factors

**P1** 

RAM

- Registers: as fast as CPU itself
- why?)
- HDD: ~1x + slower than SSD (has extra latency for each seek)

Rough estimation here for RAM, SSD, HDD, dependent on implementation

RAM: ~100x slower than registers (doesn't match clock speed difference,

SSD: ~5x-10x slower than RAM (has latency for each access request)

![](_page_11_Picture_10.jpeg)

# **RAM** Computer RAM technologies

- Static RAM (SRAM): uses flip-flops Fast, so expensive
- Dynamic RAM (DRAM): uses capacitor + transistor Much slower, but not as expensive requires refreshing, not strictly synchronous
- Synchronous Dynamic RAM (SDRAM) DRAM, but synchronous

![](_page_12_Picture_7.jpeg)

# RAM Computer RAM technologies

- Single Data Rate Synchronous Dynamic RAM (SDR SDRAM) added mode register, load/store takes multiple cycles, but CPU can track progress using the mode register
- Double Data Rate Synchronous Dynamic RAM (DDR SDRAM, DDR2, DDR3, DDR4)
   Positive edge and Negative edge both output different pieces of info, so double the data rate
- Graphics Double Data Rate Synchronous Dynamic RAM (GDDR SDRAM, GDDR2, GDDR3, GDDR4, GDDR5)
- Flash Memory: limited life span, every write costs life

![](_page_13_Picture_5.jpeg)

P2 Memory Software

# Random Access Memories (Software)

# Memory Software A Programmer's Perspective

- When you write a programme, usually your code is not directly accessing physical memory
  - An operating system is doing a lot of work on your behalf
  - Program #1: I want access to memory location 000000FFh for word processing
  - Program #2: I want access to memory location 000000FFh for web browsing
  - OS: there's only one 000000FFh in hardware

![](_page_15_Picture_6.jpeg)

P2 Memory Software

# Memory Management

- In modern computers, the Operating System is managing the memory usage for all applications
- Memory regions are partitioned and access controlled (e.g. paged virtual memory)
  - So different programmes cannot accidentally read/write other programmes' memory
  - So different hardware controllers have easy ways of interacting with the OS

![](_page_16_Picture_6.jpeg)

- Hardware: MMU (Memory Management Unit)
  - Early computers do not all have MMU, which is critical for mission critical usage
- Software: By the OS. OS checks restrictions with every memory read/write operation by applications/drivers etc.
  - Windows NT+; Mac OS X+; Unix/Linux
- Why is Memory Protection important: apart from privacy, so when one programme crashes, it doesn't bring down the whole system

## Memory Protection

![](_page_17_Picture_8.jpeg)

- Kernel segments
  - Invisible to the user
  - Contains OS system call code, file system and resource management stuff, driver code, etc.
- User stack
  - for user applications
  - created at runtime
- User heap
  - for user applications
  - created when user dynamically allocate memory
- 1. You will learn more in an OS course

# Memory Partitioning

![](_page_18_Figure_14.jpeg)

# Memory Software A Programmer's Perspective

- When you write a programme, usually your code is not directly accessing physical memory
  - Program #1: I want access to memory location 000000FFh for word processing
  - Program #2: I want access to memory location 000000FFh for web browsing
  - OS: programme #1: you have access to page #XXX, 000000FFh is translated to physical address
     XXXXXXXX (invisible to user), all your access to 000000FFh is directed by the OS to this address
  - OS: programme #2: you have access to page #YYY, 000000FFh is translated to physical address
     YYYYYYYh (invisible to user), all your access to 000000FFh is directed by the OS to this address
- Programmer: I don't care about physical addresses in my application
- This is called accomplished using paged virtual memory

![](_page_19_Picture_8.jpeg)

![](_page_20_Picture_0.jpeg)

# **RAM in LogicWorks**

![](_page_21_Picture_1.jpeg)

1. Create a new circuit, then go to Simulation -> PROM/RAM/PLA Wizard

## Tutorial

lp .	
Ctrl+L	. 🔄 📼
Ctrl+Shift+L	
Ctrl+Shift+U	
Ctrl+U	
Ctrl+F	
Ctrl+K	
Ctrl+Alt+K	
Ctrl+Shift+K	
Ctrl+Alt+T	
Ctrl+Alt+F	
Ctrl+T	
Ctrl+Shift+T	
Ctrl+Shift+P	
	lp Ctrl+L Ctrl+Shift+L Ctrl+Shift+U Ctrl+U Ctrl+K Ctrl+Alt+K Ctrl+Alt+T Ctrl+Alt+F Ctrl+Alt+F Ctrl+Shift+T Ctrl+Shift+T Ctrl+Shift+T

![](_page_21_Picture_6.jpeg)

_Select the Type of	Device to Build		
Edit Selected [	Device		
O Edit sel	ected device		
Create New D	evice		
O PLA - PI	rogrammable Logic Array		
O PROM -	Programmable Read Only M	emory	
• RAM - F	landom Access Memory		

2. Select RAM - Random Access Memory, then hit Next

### Tutoriol

![](_page_22_Picture_4.jpeg)

![](_page_23_Picture_0.jpeg)

- Address line: Number of bits in an address
- Bits per word: Number of bits per access
- Chip Enables:
   0 or 1 are both good, this enables/disables the RAM unit, we don't need this

# Tutorial

 $\bullet \circ \circ$ 

#### **RAM Synthesizer**

Device Specifications	Pin Options
Address Lines 🚦 🖃	Single Word Simulation
Chip Enables 1	Common I/O Pins
Bits per Word 4	<ul> <li>3-State Outputs</li> <li>Output Enable Pin</li> </ul>

NOTE: There is no method of specifying initial RAM contents with the part definition. However, you can load and edit the RAM data after the device has been placed on the schematic. Just select the device and start this Wizard again.

![](_page_23_Picture_9.jpeg)

![](_page_23_Picture_10.jpeg)

	Save	e the Part		
Enter a name for the new p	art 4bit RA	١M		
Select the existing library th	nat you	Open Li	Ь	
wish to save to or create a	new	New Lib	D	
7400.dl Connectors.CLF CSCI250.dlf				
Discretes.CLF Pseudo Devices.CLF Simulation Gates.clf Simulation IO.clf Simulation Logic.clf				
VHDLPrims.clf				

#### 4. Save in your library as 4bit RAM

![](_page_24_Picture_3.jpeg)

![](_page_25_Figure_0.jpeg)

5. You will notice that pin spacing is not 2. You can fix it by right clicking the part in your library, and select edit part

![](_page_25_Picture_3.jpeg)

# Tutorial

**4bit RAM** 

-87

![](_page_26_Picture_4.jpeg)

![](_page_26_Picture_5.jpeg)

![](_page_27_Picture_0.jpeg)

- CE0 (Optional)
  - CE0 <= 1, output stays at 0, RAM content cannot be accessed
  - CE0 <= 0, DO equals memory content at address A
- WE
  - when WE <= 0, DI values are stored within address A immediately
  - when WE <= 1, memory write is disabled, read is still available
- 7. Run Simulation

### Tutorial

![](_page_27_Figure_10.jpeg)

		<b>-</b> -· ·
	Model Info	Ctrl
	Stick Signals	Ctrl
	Triggers	Ctrl
	Simulation Options	Ctrl
	Add to Timing	Ctrl
¥	Add Automatically	
	Add as <u>G</u> roup	Ctrl
	Import Timing	
	Export Timing	
	Print Timing	Ctrl
	Timing Print Setup	
	Run Batch File	
	PROM/RAM/PLA WIzard	
	Model Wizard	
¥	Show Simulator Toolbar	

8. You can edit memory content by selecting the RAM, then go to PROM/RAM/PLA Wizard

# **Tutorial: Editing RAM**

![](_page_28_Figure_5.jpeg)

![](_page_28_Picture_7.jpeg)

![](_page_29_Picture_0.jpeg)

#### 9. Select Edit selected device

# **Tutorial: Editing RAM**

AM Construction Wizard	
to Build	
evice	
mable Logic Array Immable Read Only Memory Access Memory	
< Back Next >	Cancel

![](_page_29_Picture_5.jpeg)

# **Tutorial: Editing RAM**

	RAM Synthesizer
Device Specifications	Pin Options
Address Lines 4	
Chip Enables 1	Common i Common
Bits per Word 4	Output Enable Pin
Data Entry Method	
C Read data from an Intel	-format hex file
<ul> <li>Read data from a raw h</li> <li>Enter hex data manually</li> </ul>	ex file
	< Back Next > Cancel

P3 LogicWorks

#### **10.Select** Enter hex data manually

![](_page_30_Picture_4.jpeg)

![](_page_31_Figure_1.jpeg)

#### 11. Then view/edit the content

## **Tutorial: Editing RAM**

#### **PROM Synthesizer**

< <u>B</u> ack Finish Cance	el 🛛

![](_page_31_Picture_6.jpeg)