




CSCI 250

Introduction to Computer Organisation

Lecture 1: Beyond Integer Arithmetics I



Jetic Gū
2024 Fall Semester (S3)

Overview


- Focus: Course Introduction
- Architecture: Logical Circuits
- Core Ideas:
 1. Review
 2. Integer Multiplication
 3. Integer Division
 4. Signed Multiplication and Division

From CSCI150

- Number systems: Binary, Hexadecimal
- Unsigned
 - Addition using adder
 - Subtraction using subtractor
 - Subtraction using adder and unsigned 2s complement
- Signed
 - Signed 2s complement


From CSCI150

- Binary Integer Addition and Subtraction
 - A combinational arithmetic block can be designed in a hierarchical fashion
 - There's no timing element (not a sequential circuit)



From CSC150

- Building blocks
 - unsigned 2s complemter
 - unsigned adder
 - unsigned subtractor*
 - multiplexer
 - XOR array
 - signed 2s complemter
 - etc...



Problem!

- Adders and Subtractors, are relatively simple operations to design
- Multiplications and Divisions are not
 - Might require sequential circuits

Integer Multiplication

Integer Multiplication

- First, let's start with the decimal system
- Two 4 digit numbers, $X_{3:0}$ and $Y_{3:0}$, like 1 2 3 4 and 5 6 7 8

Integer Multiplication (Decimal)

$$\begin{array}{r}
 X_{3:0} \\
 Y_{3:0} \\
 \hline
 X_{3:0} \times Y_0 \\
 X_{3:0} \times Y_1 \times 10 \\
 X_{3:0} \times Y_2 \times 10^2 \\
 X_{3:0} \times Y_3 \times 10^3 \\
 \hline
 \end{array}
 \begin{array}{r}
 \boxed{1\ 2\ 3\ 4} \\
 \times \boxed{5\ 6\ 7\ 8} \\
 \hline
 9\ 8\ 7\ 2 \\
 8\ 6\ 3\ 8\ 0 \\
 7\ 4\ 0\ 4\ 0\ 0 \\
 +\ 6\ 1\ 7\ 0\ 0\ 0\ 0 \\
 \hline
 7\ 0\ 0\ 6\ 6\ 5\ 2
 \end{array}$$

$$1234 \times 8 = 9872$$

$$1234 \times 7 = 8638$$

$$1234 \times 6 = 7404$$

$$1234 \times 5 = 6170$$

Integer Multiplication (Binary)

$X_{3:0}$	1 0 1 0	
$Y_{3:0}$	\times 0 1 1 0	
	<hr/>	
$X_{3:0} \times Y_0$	0 0 0 0	$1010 \times 0 = 0000$
$X_{3:0} \times Y_1 \times 2$	1 0 1 0 0	$1010 \times 1 = 1010$
$X_{3:0} \times Y_2 \times 2^2$	1 0 1 0 0 0	$1010 \times 1 = 1010$
$X_{3:0} \times Y_3 \times 2^3$	+ 0 0 0 0 0 0 0	$1010 \times 0 = 0000$
	<hr/>	
	0 1 1 1 1 0 0	

Integer Multiplication (Binary)

$X_{3:0}$	1 0 1 0	
$Y_{3:0}$	\times 0 1 1 0	
	<hr/>	
$X_{3:0} \times Y_0$	0 0 0 0	$1010 \times 0 = 0000$
$X_{3:0} \times Y_1 \times 2$	1 0 1 0 0	$1010 \times 1 = 1010$
$X_{3:0} \times Y_2 \times 2^2$	1 0 1 0 0 0	$1010 \times 1 = 1010$
$X_{3:0} \times Y_3 \times 2^3$	+ 0 0 0 0 0 0 0	$1010 \times 0 = 0000$
	<hr/>	
	0 1 1 1 1 0 0	

Integer Multiplication

- Binary integer multiplication mathematically work the same as decimal
- Binary integer multiplication is essentially $n - 1$ additions with shifters
- In addition, computers' arithmetic blocks have fixed number of bits (n)

Integer Multiplication (4bit Binary)

$$\begin{array}{l}
 X_{3:0} \\
 Y_{3:0} \\
 \hline
 X_{3:0} \times Y_0 \\
 (X_{3:0} \ll 1) \times Y_1 \\
 (X_{3:0} \ll 2) \times Y_2 \\
 (X_{3:0} \ll 3) \times Y_3
 \end{array}$$


		4bit	
		1 0 1 0	
	×	0 1 1 0	
		0 0 0 0	
	1	0 1 0 0	
	1 0	1 0 0 0	
+	0 0 0	0 0 0 0	
		0 1 1 1 1 0 0	

What you need to implement

$$\begin{array}{c}
 X_{3:0} \times Y_0 \\
 + \\
 (X_{2:0} \ll 1) \times Y_1 \\
 + \\
 (X_{3:0} \ll 2) \times Y_2 \\
 + \\
 (X_{3:0} \ll 3) \times Y_3
 \end{array}$$

That's 3 additions for a full 4bit multiplier,
and like this, you need 31 additions for a full 32bit
multiplier

Are we gonna pack 31 adders into your CPU?
The answer: it's complicated



Integer Multiplication (n-bit Binary)

- Option 1:
 - Fully parallel combinational multiplier, use multiple adders and **multiplication-by-constant** components
 - Has much much longer propagation delay than a single n-bit adder
- Option 2:
 - Multi-step design: use storage devices, design a sequential circuit

What are the pros and cons of Option 1 & 2?

Classic CPU Efficiency

	Clock cycles	1st CLK pulse	2nd+ CLK pulse
8086 Additions	2	Instruction interpretation	Perform addition
8086 Subtraction	2	Instruction interpretation	Perform subtraction
8086 Multiplication	48-60	Instruction interpretation	Goes into loop
M68000 Multiplication (32bit)	70	Instruction interpretation	Goes into loop

- 8086 (16bit) and M68000 use the multi-stage approach, where it uses a single adder and shifter to simulate the effect of having an actual Multiplier

1. <http://www.righto.com/2023/03/8086-multiplication-microcode.html>

2. M68000 8-/16-/32-bit Microprocessor User's Manual

Modern CPU Efficiency

	Clock cycles	Result Latency
Addition / Subtraction for most modern CPUs	1-2	0 cycle
ARM CPUs (as spec)	2	4 cycles
x86-64 (2016-202X)	2	1-20 cycles*

- Modern CPUs often use paralleled approaches, which means the latency is caused by **conservative** estimation of propagation delay
- Modern CPUs tend to use RISC instructions which require little time for instruction interpretation, compared to CISC (e.g. x86, x86-64)

1. <https://developer.arm.com/documentation/ddi0388/h/Cycle-Timings-and-Interlock-Behavior/Multiplication-instructions>

2. x86-64 implementation differs between generations and versions of Intel/AMD designs, it's much harder to find a reliable source

Integer Division

Integer Division (Binary)

- A simple method of binary integer multiplication works by way of repeated shifting and adding
- A simple method of binary integer division works by doing the exact opposite: repeated shifting and subtracting

Integer Division (4bit Binary)

		4bit			
		0	1	1	0
×		1	0	1	0
<hr/>					
		0	0	0	0
	0	1	1	0	0
	00	0	0	0	0
+	011	0	0	0	0
<hr/>					
	011	1	1	0	0

$X_{6:0}$		0	1	1	1	1	0	0
$R_{7:0}$		0	0	0	0	1	1	1
$Y_{3:0}$		0	1	1	0			
$Q_{7:0}$								

Compare values by subtracting

- if Y is greater, do not subtract and output 0
- if Y is lesser, subtract, output 1 and the difference goes back to R

Integer Division (4bit Binary)

		4bit			
		0	1	1	0
×		1	0	1	0
<hr/>					
		0	0	0	0
	0	1	1	0	0
	00	0	0	0	0
+	011	0	0	0	0
<hr/>					
	011	1	1	0	0

$X_{6:0}$		0	1	1	1	1	0	0			
$R_{9:0}$		0	0	0	0	0	0	1	1	0	0
$Y_{3:0}$		0	1	1	0						
$Q_{7:0}$						0					

Compare values by subtracting

- if Y is greater, do not subtract and output 0
- if Y is lesser, subtract, output 1 and the difference goes back to R

Integer Division (4bit Binary)

		4bit			
		0	1	1	0
×		1	0	1	0
<hr/>					
		0	0	0	0
	0	1	1	0	0
	00	0	0	0	0
+	011	0	0	0	0
<hr/>					
	011	1	1	0	0

$X_{6:0}$		0	1	1	1	1	0	0
$R_{9:0}$	000	0	0	0	0	0	0	0
$Y_{3:0}$		0	1	1	0			
$Q_{7:0}$		0	0	0	1			

Compare values by subtracting

- if Y is greater, do not subtract and output 0
- if Y is lesser, subtract, output 1 and the difference goes back to R

Integer Division (4bit Binary)

$$\begin{array}{r}
 X_{6:0} \quad \quad \quad 0111100 \\
 \hline
 R_{9:0} \quad 0000000000 \\
 Y_{3:0} \quad \quad \quad 0110 \\
 \hline
 Q_{7:0} \quad \quad \quad 0001010
 \end{array}$$

Compare values by subtracting

- if Y is greater, do not subtract and output 0
- if Y is lesser, subtract, output 1 and the difference goes back to R

What you need to implement

$$\begin{aligned}
 R_{9:6} &< = R_{9:6} - Y_{3:0} \text{ if no underflow} \\
 R_{8:5} &< = R_{8:5} - Y_{3:0} \text{ if no underflow} \\
 R_{7:4} &< = R_{7:4} - Y_{3:0} \text{ if no underflow} \\
 R_{6:3} &< = R_{6:3} - Y_{3:0} \text{ if no underflow} \\
 &\dots \dots \\
 R_{3:0} &< = R_{3:0} - Y_{3:0} \text{ if no underflow}
 \end{aligned}$$

For a 7x4bit division like this, you need 7 subtractions
 For full 32bit division, like this, you need 32 subtractions

Just like multiplication, the design here is a complicated issue

Integer Division (n-bit Binary)

- Option 1:
 - Fully parallel combinational divider, use multiple subtractors and **division-by-constant** components
 - Has much much longer propagation delay than a single n-bit subtractor and multipliers of the same bits!
- Option 2:
 - Multi-step design: use storage devices, design a sequential circuit

Fun Facts

- Some Modern CPUs like PowerPC¹ do not have hardware multiplication and division for integers, they can only perform integer addition and subtractions
- Such CPUs uses Float operations to substitute integer multiplication and division

Signed Multiplication and Division

Integer Multiplication and Division

- Recall: Decimal integer multiplication and division
- e.g.
 $(-15) * (+20) = (-1) * (+1) * (15 * 20) = -300$
 $(-12) / (-3) = (-1) * (-1) * (12 / 3) = 4$
- The signs are always processed separately from the numerical values
+ + -> +
+ - -> -
- + -> -
- - -> +

Signed Binary Numbers

- Signed binary numbers always have a sign bit, and n-1 magnitude bits
e.g.
-16 in 8bit: **1** 0010000
+12 in 8bit: **0** 0001100
- Signed Multiplication/Division strategies
 - Separate the sign bit and magnitude bits
 - Sign bit are processed following the mul/div rules
 - Magnitude bits are processed using **unsigned Multiplier/Divider**

Signed Binary Multiplication/Division

- Signed binary numbers always have a sign bit, and n-1 magnitude bits
e.g.
-16 in 8bit: **1** 0010000
+12 in 8bit: **0** 0001100

Sign bit of X	Sign bit of Y	Sign of X	Sign of Y	Sign of X/Y or XY	Sign bit of X/Y or XY
0	0	+	+	+	0
0	1	+	-	-	1
1	0	-	+	-	1
1	1	-	-	+	0

Think XOR

Concept

Signed Binary Numbers

- Signed binary numbers always have a sign bit, and n-1 magnitude bits
e.g.
-16 in 8bit: **1** 0010000
+12 in 8bit: **0** 0001100
- Signed Multiplication/Division strategies
 - Separate the sign bit and magnitude bits
 - Sign bit are processed **using an XOR gate**
 - Magnitude bits are processed using **unsigned Multiplier/Divider**