



CSCI 150

Introduction to Digital and Computer System Design

Lecture 3: Combinational Logic Design IV



Jetic Gū

Overview


- Focus: Logic Functions
- Architecture: Combinatory Logical Circuits
- Textbook v4: Ch3 3.6, 3.7; v5: Ch3 3.6, 3.7
- Core Ideas:
 1. Encoder
 2. Multiplexer

Systematic Design Procedures

1. **Specification:** Write a specification for the circuit
2. **Formulation:** Derive relationship between inputs and outputs of the system
e.g. using truth table or Boolean expressions
3. **Optimisation:** Apply optimisation, minimise the number of logic gates and literals required
4. **Technology Mapping:** Transform design to new diagram using available implementation technology
5. **Verification:** Verify the correctness of the final design in meeting the specifications

Functional Components

- Value-Fixing, Transferring, Inverting, Enabler
- Decoder
 - Input: $A_0A_1 \dots A_{n-1}$
 - Output: $D_0D_1 \dots D_{2^n-1}$, $D_i = m_i$




Encoder

Wait, didn't we just covered this?
Oh, that's decoder

Encoder


- Inverse operation of a decoder
- 2^n inputs, only one is giving positive input¹
- n outputs



1. In reality, could be less

Encoder

- Inverse operation of a decoder
- 2^n inputs, only one is giving positive input¹
- n outputs



1. In reality, could be less


Encoder

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	A ₂	A ₁	A ₀
							1	0	0	0
						1		0	0	1
					1			0	1	0
			1					0	1	1
		1						1	0	0
	1							1	0	1
		1						1	1	0
1								1	1	1

$$A_0 = D_1 + D_3 + D_5 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$

$$A_2 = D_4 + D_5 + D_6 + D_7$$




Encoder

$$A_0 = D_1 + D_3 + D_5 + D_7$$

$$A_1 = D_2 + D_3 + D_6 + D_7$$


$$A_2 = D_4 + D_5 + D_6 + D_7$$

- What happens if the inputs are all 0s?
- What happens if the inputs include multiple 1s?




Priority Encoder

- Additional Validity Output V
 - Indicating whether the input is valid (contains 1)
- Priority
 - Ignores $D_{<i}$ if $D_i = 1$



Priority Encoder

D ₃	D ₂	D ₁	D ₀	A ₁	A ₀	V
0	0	0	0	X	X	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1



Priority Encoder


D_3	D_2	D_1	D_0	A_1	A_0	V
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

$$V = D_3 + D_2 + D_1 + D_0$$

$$A_1 = D_3 + \overline{D_3}D_2 = D_2 + D_3$$

$$A_0 = \overline{D_3}\overline{D_2}D_1 + D_3$$

$$= \overline{D_2}D_1 + D_3$$




Multiplexer

Switch Modes


Multiplexer

- Multiple n -variable input vectors
- Single n -variable output vector
- Switches: which input vectors to output




Single-Bit 2-to-1 Multiplexer

- 2 single-bit inputs
- 1 single-bit output
- 1-bit switch




Single-Bit 2-to-1 Multiplexer

S	I_0	I_1	Y
0	0	X	0
0	1	X	1
1	X	0	0
1	X	1	1





Single-Bit 2-to-1 Multiplexer

- Technology
- 1 x 1-to-2 Decoder
 - 2 x 1-bit Enabler
 - 1 x 2-input OR Gate



Single-Bit 4-to-1 Multiplexer



- Technology
- 1 x 2-to-4 Decoder
 - 4 x 1-bit Enabler
 - 1 x 4-input OR Gate



Single-Bit 4-to-1 Multiplexer

Technology

- 3 x 1bit 2-to-1 MUX





Concept

Single-Bit 4-to-1 Multiplexer

Technology

- 3 x 1bit 2-to-1 MUX



Concept

Circuit Drawing Time!

For Lab 2


Summary

Last Circuit Drawing Practice

1. Sub-circuit
2. Implementing 2-to-4 Decoder using drawing tools
3. Implementing 3-to-8 Decoder using 2-to-4 Decoders
4. Implementing 4-to-16 Decoder using 2-to-4 Decoders or 3-to-8 Decoders
5. Implementing Octal-to-3 Priority Encoder
6. Implementing 1bit 4-to-1 Multiplexer using 2-to-4 Decoder
7. Implementing 4bit 4-to-1 Multiplexer using 1bit 4-to-1 Multiplexers



Sub-circuit

1. Implement a 1-to-2 Decoder
2. Correctly label ALL I/O devices
3. Test the circuit, make sure it's actually working
4. Only when the above are done, should you proceed





Technical

Sub-circuit





Sub-circuit





2. Replace the switch with Port In, replace the probs with Port Out, give them names

Sub-circuit



2. Replace the switch with Port In, replace the probs with Port Out, give them names


Sub-circuit




Technical

2. Right click on each port to give them names. Textbox will not be good enough

Sub-circuit




Once correctly done, the names will automatically be in purple




Technical

Sub-circuit




Sub-circuit




4. With the `Circuit.cct` open and `Part1` open, go to `Options` — `Subcircuit and Part Type`


Sub-circuit




Sub-circuit




Sub-circuit



Use these pins only!




Add a text description




Technical

Sub-circuit

1. Ensure inputs are on the left, outputs on the right
2. Ensure that there are no excessive pins (pins that do not exist in the original circuit diagram)
3. Ensure the more significant digit is on top (D1 above D0)
4. Ensure the pins on the same side are equally spaced with distance of 2 (e.g. between D1 and D0)




Sub-circuit



8. Save the part in a new library as 1-to-2 Decoder, call your library CSCI150

Sub-circuit



Technical

Circuit Drawing Practice

1. Sub-circuit
2. Implementing 2-to-4 Decoder using drawing tools
3. Implementing 3-to-8 Decoder using 2-to-4 Decoders
4. Implementing 4-to-16 Decoder using 2-to-4 Decoders or 3-to-8 Decoders
5. Implementing Octal-to-3 Priority Encoder
6. Implementing 1bit 4-to-1 Multiplexer using 2-to-4 Decoder
7. Implementing 4bit 4-to-1 Multiplexer using 1bit 4-to-1 Multiplexers ¹

1. You will be reusing these designs in later lectures and assignments