




# CSCI 150

## Introduction to Digital and Computer System Design

### Lecture 4: Sequential Circuit II




Jetic Gū


# Overview

- Focus: Basic Information Retaining Blocks
- Architecture: Sequential Circuit
- Textbook v4: Ch5 5.2, 5.3; v5: Ch4 4.2, 5.3
- Core Ideas:
  1. Flip-Flops

# SR Latch




# $\overline{SR}$ Latch



- Design similar to  $SR$  latches, but with NANDS
- Functions equivalent to  $SR$  latches with  $S$  and  $R$  inverted


# D Latch




C	D	Next state of Q
0	X	No change
1	0	Q = 0; Reset state
1	1	Q = 1; Set state

- Implemented using  $\overline{SR}$  latches
- $C$ : Signals changes to the stored states;  $D$  the value to change to


# Latches




SR



$\bar{S}\bar{R}$



D with 1 Control




D with 0 Control

# Flip-Flops

No, flip-flops are not proper shoes, nor shoes


# SR Latch with Control Input



C	S	R	Next state of Q
0	X	X	No change
1	0	0	No change
1	0	1	Q = 0; Reset state
1	1	0	Q = 1; Set state
1	1	1	Undefined

- Implemented using  $\overline{SR}$  latches
- $C$  acts as an enabler; otherwise the entire circuit functions as an  $SR$  latch

# SR Latch with Control Input




C	S	R	Next state of Q
0	X	X	No change
1	0	0	No change
1	0	1	Q = 0; Reset state
1	1	0	Q = 1; Set state
1	1	1	Undefined

- Implemented using  $\overline{SR}$  latches
- $C$  acts as an enabler; otherwise the entire circuit functions as an  $SR$  latch

# Latches

- What happens if the control pulse remains active?
  - any changes in the data input will change the state of the latch immediately!
- latches are **transparent**  
input can be seen from outputs while control pulse is 1


# Problems with Latches



Problem

# Problems with Latches


- Transparent: changes happen instantly



Problem

# Problems with Latches


- Transparent: changes happen instantly
- Time  $t$ , input changes



Problem

# Problems with Latches


- Transparent: changes happen instantly
- Time  $t$ , input changes
- Time  $(t, t + 1)$ , output stabilises



Problem

# Problems with Latches


- Transparent: changes happen instantly
- Time  $t$ , input changes
- Time  $(t, t + 1)$ , output stabilises
- Time  $t + 1$ , output stored in Storage Unit



Problem

# Problems with Latches

- Transparent: changes happen instantly
- Time  $t$ , input changes
- Time  $(t, t + 1)$ , output stabilises
- Time  $t + 1$ , output stored in Storage Unit




Problem

# Problems with Latches

- Transparent: changes happen
- Time  $t$ , input changes
- Time  $(t, t + 1)$ , output stabilises
- Time  $t + 1$ , output stored in Storage Unit

During this period, storage unit must keep outputting  $State_t$ , otherwise output may not stabilise




Problem

# Problems with Latches

- Transparent: changes happen
- Time  $t$ , input changes
- Time  $(t, t + 1)$ , output stabilises
- Time  $t + 1$ , output stored in Storage Unit

During this period, storage unit must keep outputting  $State_t$ , otherwise output may not stabilise

Latches cannot accomplish this!



Problem

# Flip-Flops

# Flip-Flops

- Time  $t$ , clock flips, new input arrives

# Flip-Flops

- Time  $t$ , clock flips, new input arrives
- Time  $(t, t + 1)$ : output  $\text{State}_t$

# Flip-Flops

- Time  $t$ , clock flips, new input arrives
- Time  $(t, t + 1)$ : output  $\text{State}_t$
- meanwhile, new inputs arrives;  
 $\text{State}_{t+1}$  stabilises

# Flip-Flops

- Time  $t$ , clock flips, new input arrives
- Time  $(t, t + 1)$ : output  $\text{State}_t$ 
  - meanwhile, new inputs arrives;  
 $\text{State}_{t+1}$  stabilises
- Time  $t + 1$ , clock flips, storage rewritten as  $\text{State}_{t+1}$ , new input arrives


# Flip-Flops

- Time  $t$ , clock flips, new input arrives
- Time  $(t, t + 1)$ : output  $\text{State}_t$ 
  - meanwhile, new inputs arrives;  
 $\text{State}_{t+1}$  stabilises
- Time  $t + 1$ , clock flips, storage rewritten as  $\text{State}_{t+1}$ , new input arrives
- Time  $(t + 1, t + 2)$ : output  $\text{State}_{t+1}$

# Flip-Flops


- Time  $t$ , clock flips, new input arrives
- Time  $(t, t + 1)$ : output  $\text{State}_t$ 
  - meanwhile, new inputs arrives;  
 $\text{State}_{t+1}$  stabilises
- Time  $t + 1$ , clock flips, storage rewritten as  $\text{State}_{t+1}$ , new input arrives
- Time  $(t + 1, t + 2)$ : output  $\text{State}_{t+1}$
- ...

# Flip-Flops




# Flip-Flops

- Time  $t$ , clock flips, new input arrives




# Flip-Flops

- Time  $t$ , clock flips, new input arrives
- Time  $(t, t + 1)$ : output  $\text{State}_t$




# Flip-Flops

- Time  $t$ , clock flips, new input arrives
- Time  $(t, t + 1)$ : output  $\text{State}_t$
- meanwhile, new inputs arrives;  
 $\text{State}_{t+1}$  stabilises




# Flip-Flops

- Time  $t$ , clock flips, new input arrives
- Time  $(t, t + 1)$ : output  $\text{State}_t$ 
  - meanwhile, new inputs arrives;  
 $\text{State}_{t+1}$  stabilises
- Time  $t + 1$ , clock flips, storage rewritten as  $\text{State}_{t+1}$ , new input arrives




# Flip-Flops

- Time  $t$ , clock flips, new input arrives
- Time  $(t, t + 1)$ : output  $\text{State}_t$ 
  - meanwhile, new inputs arrives;  
 $\text{State}_{t+1}$  stabilises
- Time  $t + 1$ , clock flips, storage rewritten as  $\text{State}_{t+1}$ , new input arrives
- Time  $(t + 1, t + 2)$ : output  $\text{State}_{t+1}$




# Flip-Flops

- Time  $t$ , clock flips, new input arrives
- Time  $(t, t + 1)$ : output  $\text{State}_t$ 
  - meanwhile, new inputs arrives;  
 $\text{State}_{t+1}$  stabilises
- Time  $t + 1$ , clock flips, storage rewritten as  $\text{State}_{t+1}$ , new input arrives
- Time  $(t + 1, t + 2)$ : output  $\text{State}_{t+1}$
- ...




# SR Master-Slave Flip-Flop




- Constructed using *SR* latches, left Master, right Slave
- Output state changes require  $C = 0 \rightarrow C = 1 \rightarrow C = 0$  (Positive Pulse)

# SR Master-Slave Flip-Flop




- Constructed using *SR* latches, left Master, right Slave
- Output state changes require  $C = 0 \rightarrow C = 1 \rightarrow C = 0$  (Positive Pulse)

# SR Master-Slave Flip-Flop




- Constructed using *SR* latches, left Master, right Slave
- Output state changes require  $C = 0 \rightarrow C = 1 \rightarrow C = 0$  (Positive Pulse)

# SR Master-Slave Flip-Flop




- Constructed using *SR* latches, left Master, right Slave
- Output state changes require  $C = 0 \rightarrow C = 1 \rightarrow C = 0$  (Positive Pulse)

# SR Master-Slave Flip-Flop




- Constructed using *SR* latches, left Master, right Slave
- Output state changes require  $C = 0 \rightarrow C = 1 \rightarrow C = 0$  (Positive Pulse)

# SR Master-Slave Flip-Flop




- Constructed using *SR* latches, left Master, right Slave
- Output state changes require  $C = 0 \rightarrow C = 1 \rightarrow C = 0$  (Positive Pulse)

# SR Master-Slave Flip-Flop




- Constructed using *SR* latches, left Master, right Slave
- Output state changes require  $C = 0 \rightarrow C = 1 \rightarrow C = 0$  (Positive Pulse)

# SR Master-Slave Flip-Flop




- Constructed using *SR* latches, left Master, right Slave
- Output state changes require  $C = 0 \rightarrow C = 1 \rightarrow C = 0$  (Positive Pulse)

# SR Master-Slave Flip-Flop




- Constructed using *SR* latches, left Master, right Slave
- Output state changes require  $C = 0 \rightarrow C = 1 \rightarrow C = 0$  (Positive Pulse)

# SR Master-Slave Flip-Flop



- Constructed using *SR* latches, left Master, right Slave
- Output state changes require  $C = 0 \rightarrow C = 1 \rightarrow C = 0$  (Positive Pulse)
- Also called: **Positive Pulse Triggered *SR*** (Flip-Flop)


# SR Master-Slave Flip-Flop



- Output state changes require  $C = 1 \rightarrow C = 0 \rightarrow C = 1$  (Negative Pulse)
- **Negative Pulse Triggered SR** (Flip-Flop)




# *D* Flip-Flop




- Replaces *SR* master in *SR* Master-Slave with *D* master Latch
- **Negative Edge Triggered *D*** (Flip-Flop):  $C = 1 \rightarrow C = 0$

# *D* Flip-Flop




- Replaces *SR* master in *SR* Master-Slave with *D* master Latch
- **Negative Edge Triggered *D*** (Flip-Flop):  $C = 1 \rightarrow C = 0$

# *D* Flip-Flop




- Replaces *SR* master in *SR* Master-Slave with *D* master Latch
- **Negative Edge Triggered *D*** (Flip-Flop):  $C = 1 \rightarrow C = 0$

# *D* Flip-Flop



- Replaces *SR* master in *SR* Master-Slave with *D* master Latch
- **Negative Edge Triggered *D*** (Flip-Flop):  $C = 1 \rightarrow C = 0$


# *D* Flip-Flop



- Replaces *SR* master in *SR* Master-Slave with *D* master Latch
- **Negative Edge Triggered *D*** (Flip-Flop):  $C = 1 \rightarrow C = 0$




# *D* Flip-Flop



- Replaces *SR* master in *SR* Master-Slave with *D* master Latch
- **Negative Edge Triggered *D*** (Flip-Flop):  $C = 1 \rightarrow C = 0$




# *D* Flip-Flop




- Replaces *SR* master in *SR* Master-Slave with *D* master Latch
- **Negative Edge Triggered *D*** (Flip-Flop):  $C = 1 \rightarrow C = 0$


# Flip Flops




Triggered SR



Triggered SR




Triggered D




Triggered D


# Flip Flops




Triggered SR



Triggered SR



Triggered D  
Triggered D



Triggered D  
Triggered D

# Summary

