

# CSCI 150 Introduction to Digital and Computer System Design Lecture 3: Combinational Logic Design VI



Jetic Gū

#### Overview


- Focus: Arithmetic Functional Blocks
- Architecture: Combinatory Logical Circuits
- Textbook v4: Ch4 4.3, 4.7; v5: Ch2 2.9, Ch3 3.10
- Core Ideas:
  - 1. Subtraction I
  - 2. VHDL

#### Review

Unsigned Binary Adder


#### 1-bit Half Adder


• Half adder input X, Y output S, C



Colien,


#### 1-bit Half Adder






#### 1-bit Full Adder

Full adder
 input X, Y, Z;
 output S, C






#### 1-bit Full Adder

Full adder
 input X, Y, Z;
 output S, C

• Half adder1 input X, Y output S', C'

• Half adder2 input S', Z output S, C''


$$C = C' + C''$$



O Silon

#### n-bit Full Adder

Ripple Carry Adder



O Silon



 Input: Minuend and Subtrahend Previous borrow

Output: Last borrow, difference


**Borrows** 10110 **Minuend Subtrahend** 

**Difference** 



 Input: Minuend and Subtrahend Previous borrow

Output: Last borrow, difference



This method works when the Minuend is greater than the Subtrahend!

$$X > Y, F = X - Y$$

 We learned to perform subtraction, by subtracting the smaller number from the greater number



 Input: Minuend and Subtrahend Previous borrow

Output: Last borrow, difference

000110 10110 **Borrows** Input **Minuend Subtrahend Difference** 

P1 Subtraction

# Unsigned 1-bit Binary Subtraction

**Borrows** 

BZ 10

Minuend X

Subtrahend Y

\_1


Difference D

1

• Input: Minuend X and Subtrahend Y

Previous borrow Z

• Output: Last borrow B, difference D



Input

**Output** 

P1 Subtraction

# Unsigned 1-bit Binary Subtraction


- Input: Minuend X and Subtrahend YPrevious borrow Z
- Output: Last borrow B, difference D

	BZ	
Borrows	10	Innut
Minuend X		<b>Input</b> <b>Output</b>
Subtrahend <i>Y</i>	1	
Difference D	1	

X	Y	Z	В	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

# Unsigned 1-bit Binary Subtraction

- Implementation using 3-to-8 Decoder
  - $B(X, Y, Z) = \sum m(1, 2, 3, 7)$
  - $D(X, Y, Z) = \sum m(1, 2, 4, 7)$




P1 Subtraction

# Unsigned Binary Subtraction

Technology


1 bit Unsigned Subtractor

- Input: Minuend and Subtrahend Previous borrow
- Output: Last borrow, difference




Technology

1 bit Unsigned Subtractor



**P1** 

Subtraction




# Hardware Description Language


VHDL (VHSIC-HDL): Very High Speed Integrated Circuit Hardware Description Language

#### What is HDL


- Designing complex circuits using logic circuit diagrams is inefficient
- Hardware Description Language
  - Like programming language, describes hardware structures and behaviours
  - More efficient
  - Common languages
    - Verilog
    - VHDL


Couces


























Model Info	×
Structural Circuit  VHDL  Create a VHDL language file which can be used to describe the function of this device.	
Enter a name for the new model AND1INV	





 This is where you define all inputs and outputs

Input: POS

• Input: NEG

Output: Out1









 This is where you define all inputs and outputs

Input: POS


• Input: NEG


Output: Out1













4. The programme will ask you for Pin Location assignment. Just click Next.








```
library IEEE;
use IEEE.std_logic_l164.all;
entity ANDLINV is
 port (
                  std logic;
        NEG : in
                    std logic;
                : out std logic
    );
end ANDLINV;
architecture archl of ANDLINV is
begin
  OUT1 <= POS AND NOT NEG AFTER 1NS;
end archl;
   AND1INV.dwv
```



```
VHDL Window Help
                   Compile
                                         Ctrl+Q
                  Run Simulation
                                          Ctrl+R
library IEEE
                  Auto-compile
use IEEE.std
                  Run Batch File...
                  Open Generated Circuit
entity AND1I
                  Set Top Level Generics...
                  Model Wizard...
 port (
         POS : in
                       std logic;
                       std logic;
         NEG : in
                         std logic
         Outl
    );
end ANDLINV;
architecture archl of ANDLINV is
begin
  OUT1 <= POS AND NOT NEG AFTER 1NS;
end archl;
    AND1INV.dwv
```









P2 VHDL

#### Run Simulation











#### Run Simulation





Vixo,

P2 VHDL

#### Run Simulation








8. Changes are reflected in the Timing Diagram. Use Zoom panel to Zoom In and Out

#### Exe1: 1-bit Half Adder

- Create a new component in VHDL called HalfAdder1
  - Input: X, Y
  - Output: S, C
  - Don't use AFTER





#### Exe1: 1-bit Half Adder

architecture arch1 of HalfAdder is

begin

$$S \le X XOR Y;$$

$$C \ll X AND Y$$
;

end arch1;

