




# CSCI 150

## Introduction to Digital and Computer System Design

### Lecture 3: Combinational Logic Design III



Jetic Gū

# Overview

- Focus: Logic Functions
- Architecture: Combinatory Logical Circuits
- Textbook v4: Ch3 3.6; v5: Ch3 3.1, 3.4
- Core Ideas:
  1. Terminologies: Value-Fixing, Transferring, Inverting, Enabler
  2. Decoder

# Systematic Design Procedures

1. **Specification:** Write a specification for the circuit
2. **Formulation:** Derive relationship between inputs and outputs of the system e.g. using truth table or Boolean expressions
3. **Optimisation:** Apply optimisation, minimise the number of logic gates and literals required
4. **Technology Mapping:** Transform design to new diagram using available implementation technology
5. **Verification:** Verify the correctness of the final design in meeting the specifications

# Systematic Design Procedures

- Hierarchical Design
  - Divide complex designs into smaller functional blocks, then apply the same 5-step design procedures for each block
  - Reusable, easier and more efficient Implementation

# Value-Fixing, Transferring, Inverting, Enabler

Elementary Combinational Logic Functions

# Value-Fixing, Transferring, and Inverting


- ① **Value-Fixing:** giving a constant value to a wire
  - $F = 0; F = 1;$
- ② **Transferring:** giving a variable (wire) value from another variable (wire)
  - $F = X;$
- ③ **Inverting:** inverting the value of a variable
  - $F = \bar{X}$

# Value-Fixing, Transferring, and Inverting

1 ————— F = 1


0 ————— F = 0

① Value-Fixing



X ————— F = X

② Transferring



③ Inverting


Concept

# Vector Denotation



## ④ Multiple-bit Function

- Functions we've seen so far has only one-bit output: 0/1
- Certain functions may have  $n$ -bit output
- $F(n - 1 : 0) = (F_{n-1}, F_{n-2}, \dots, F_0)$ , each  $F_i$  is a one-bit function
- Curtain Motor Control Circuit:  $F = (F_{\text{Motor}_1}, F_{\text{Motor}_2}, F_{\text{Light}})$

# Vector Denotation



# Vector Denotation




④ Multiple-bit Function


Concept

1. These two are equivalent

# Taking part of the Vector



④ Multiple-bit Function



Concept

# Enabler

## ⑤ Enabler


- Transferring function, but with an additional *EN* signal acting as switch

EN	X	F
0	X	0
1	0	0
1	1	1

# Enabler


## ⑤ Enabler

- Transferring function, but with an additional  $EN$  signal acting as switch



# Enabler


- A building with individual lights  $F(3 : 0)$ , and individual switches  $S(3 : 0)$ 
  - $S_i$  controls  $F_i$
- Master switch:  $EN$




Example

# Enabler

- A building with individual lights  $F(3 : 0)$ , and individual switches  $S(3 : 0)$ 
  - $S_i$  controls  $F_i$
- Master switch:  $EN$



④ Multiple-bit Function



# Summary

- ① **Value-Fixing**
- ② **Transferring**
- ③ **Inverting**
- ④ **Multiple-bit Function**
- ⑤ **Enabler**

# Decoding

$n$ -bit input,  $2^n$ -bit output

# Decoder

- $n$ -bit input
  - $2^n$  different combinations
- Decoder
  - $n$ -bit input ( $A_0, A_1, \dots, A_{n-1}$ )  
 $2^n$  output ( $D_0, D_1, \dots, D_{2^n-1}$ )  
each unique input produces a unique output
- Each output port is a minterm ( $D_i = m_i$ )


# 1-to-2 Decoder

- Technology
- 1 x NOT Gate

- 1bit input, 2bits output

$A_0$	$D^1_0$	$D^1_1$
0	1	0
1	0	1

$D^1_0$  — 1-to-2 Decoder output, input  $A_0$   
 $D^1_1$  — Output pin 1, which is also  $m_1$



# 2-to-4 Decoder


Technology

- 2 x 1-to-2 Decoder
- 4 x 2-input AND Gate

- 2bit input, 4bits output

- $D_i = m_i$

$A_1$	$A_0$	$D_0$	$D_1$	$D_2$	$D_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



Concept

# 2-to-4 Decoder


Technology

- 2 x 1-to-2 Decoder
- 4 x 2-input AND Gate

- 2bit input, 4bits output

- $D_i = m_i$

$A_1$	$A_0$	$D_0$	$D_1$	$D_2$	$D_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



Concept

# 2-to-4 Decoder


## Technology

- 2 x 1-to-2 Decoder
- 4 x 2-input AND Gate

- 2bit input, 4bits output

- $D_i = m_i$

$A_1$	$A_0$	$D_0$	$D_1$	$D_2$	$D_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



# 3-to-8 Decoder

## Technology

- 1 x 1-to-2 Decoder
- 1 x 2-to-4 Decoder
- 8 x 2-input AND Gate

- 3bit input, 8bits output

- $D_i = m_i$

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

# 3-to-8 Decoder

## Technology

- 1 x 1-to-2 Decoder
- 1 x 2-to-4 Decoder
- 8 x 2-input AND Gate

- 3bit input, 8bits output

- $D_i = m_i$

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

$$D_{0:3}^3 = \bar{A}_2 D_{0:3}^2$$

e.g.  $D_2^3 = m_2(A_2 A_1 A_0) = \bar{A}_2 A_1 \bar{A}_0$   
 $= \bar{A}_2 (A_1 \bar{A}_0) = \bar{A}_2 m_2(A_1 A_0) = \bar{A}_2 D_2^2$

$$D_{4:7}^3 = A_2 D_{0:3}^2$$

e.g.  $D_7^3 = m_7(A_2 A_1 A_0) = A_2 A_1 A_0$   
 $= A_2 (A_1 A_0) = A_2 m_3(A_1 A_0) = A_2 D_3^2$


# 3-to-8 Decoder

- Technology
- 1 x 1-to-2 Decoder
  - 1 x 2-to-4 Decoder
  - 8 x 2-input AND Gate

- 3bit input, 8bits output

•  $D_i = m_i$

	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	0	1	0	0	0	0	0	0	0
	0	1	0	0	1	0	0	0	0	0	0
	1	0	0	0	0	1	0	0	0	0	0
	1	1	0	0	0	0	1	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0	0
	0	1	1	0	0	0	0	0	1	0	0
	1	0	1	0	0	0	0	0	0	1	0
	1	1	1	0	0	0	0	0	0	0	1



# 3-to-8 Decoder


## Technology

- 1 x 1-to-2 Decoder
- 1 x 2-to-4 Decoder
- 8 x 2-input AND Gate

- 3bit input, 8bits output

•  $D_i = m_i$

	$A_2$	$A_1$	$A_0$	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	0	0	0	1	0	0	0	0	0	0	0
	0	1	0	0	1	0	0	0	0	0	0
	1	0	0	0	0	1	0	0	0	0	0
	1	1	0	0	0	0	1	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0	0
	0	1	1	0	0	0	0	0	1	0	0
	1	0	1	0	0	0	0	0	0	1	0
	1	1	1	0	0	0	0	0	0	0	1



# 3-to-8 Decoder


## Technology

- 1 x 1-to-2 Decoder
- 1 x 2-to-4 Decoder
- 8 x 2-input AND Gate

- 3bit input, 8bits output

•  $D_i = m_i$

$A_2$	$A_1$	$A_0$	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	0	0	1	0	0	0	0	0	0	0
	0	1	0	1	0	0	0	0	0	0
	1	0	0	0	1	0	0	0	0	0
	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
	0	1	0	0	0	0	0	1	0	0
	1	0	0	0	0	0	0	0	1	0
	1	1	0	0	0	0	0	0	0	1



# 4-to-16 Decoder

## Incremental Design

### Technology

- 1 x 1-to-2 Decoder
- 1 x 3-to-8 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

$$D_{0:7}^4 = \overline{A_3} D_{0:7}^3 \quad D_{8:15}^4 = A_3 D_{0:7}^3$$

- $D_i = m_i$

A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	0	1	0	0	0	0	0	0	0
	0	0	1	0	1	0	0	0	0	0	0
	0	1	0	0	0	1	0	0	0	0	0
	0	1	1	0	0	0	1	0	0	0	0
	1	0	0	0	0	0	0	1	0	0	0
	1	0	1	0	0	0	0	0	1	0	0
	1	1	0	0	0	0	0	0	0	1	0
	1	1	1	0	0	0	0	0	0	0	0

A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	D <sub>8</sub>	D <sub>9</sub>	D <sub>10</sub>	D <sub>11</sub>	D <sub>12</sub>	D <sub>13</sub>	D <sub>14</sub>	D <sub>15</sub>
1	0	0	0	1	0	0	0	0	0	0	0
	0	0	1	0	1	0	0	0	0	0	0
	0	1	0	0	0	1	0	0	0	0	0
	0	1	1	0	0	0	1	0	0	0	0
	1	0	0	0	0	0	0	1	0	0	0
	1	0	1	0	0	0	0	0	1	0	0
	1	1	0	0	0	0	0	0	0	1	0
	1	1	1	0	0	0	0	0	0	0	0

# 4-to-16 Decoder


## Incremental Design

### Technology

- 1 x 1-to-2 Decoder
- 1 x 3-to-8 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$



$$D_{8:15}^4 = A_3 D_{0:7}^3$$

$$D_{0:7}^4 = \overline{A_3} D_{0:7}^3$$

# 4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

$$D_{0:7}^4 = \overline{A_3} D_{0:7}^3 \quad D_{8:15}^4 = A_3 D_{0:7}^3$$

- $D_i = m_i$

A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	0	1	0	0	0	0	0	0	0
		0	1	0	1	0	0	0	0	0	0
		1	0	0	0	1	0	0	0	0	0
		1	1	0	0	0	1	0	0	0	0
	1	0	0	0	0	0	0	1	0	0	0
		0	1	0	0	0	0	0	1	0	0
		1	0	0	0	0	0	0	0	1	0
		1	1	0	0	0	0	0	0	0	1

A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	D <sub>8</sub>	D <sub>9</sub>	D <sub>10</sub>	D <sub>11</sub>	D <sub>12</sub>	D <sub>13</sub>	D <sub>14</sub>	D <sub>15</sub>	
1	0	0	0	1	0	0	0	0	0	0	0	
		0	1	0	1	0	0	0	0	0	0	
		1	0	0	0	1	0	0	0	0	0	
		1	1	0	0	0	1	0	0	0	0	
	1	0	0	0	0	0	0	0	1	0	0	0
		0	1	0	0	0	0	0	0	1	0	0
		1	0	0	0	0	0	0	0	0	1	0
		1	1	0	0	0	0	0	0	0	0	1

# 4-to-16 Decoder

Technology



- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

Recursive Design

- 4bit input, 16bits output

$$D_{0:7}^4 = \overline{A_3} D_{0:7}^3 \quad D_{8:15}^4 = A_3 D_{0:7}^3$$

- $D_i = m_i$



$$D_{12:15}^4 = A_3 A_2 D^2$$

$$D_{8:11}^4 = A_3 \overline{A_2} D^2$$

$$D_{4:7}^4 = \overline{A_3} A_2 D^2$$

$$D_{0:3}^4 = \overline{A_3} \overline{A_2} D^2$$

# 4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D_{8:15}^4 = A_3 D_{0:7}^3$$
$$D_{0:7}^4 = \overline{A_3} D_{0:7}^3$$

# 4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D^4 = D_{0:15}^4 = [\overline{A_3}D_{0:7}^3; A_3D_{0:7}^3] = [\overline{A_3}D^3; A_3D^3]$$

Bracket: concatenation of vectors

# 4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D^4 = [\overline{A_3}D^3; A_3D^3]$$

# 4-to-16 Decoder

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

Recursive Design

- 4bit input, 16bits output

$$D^4 = [\overline{A_3}D^3; A_3D^3]$$

- $D_i = m_i$

$$D^3 = \left[ \begin{pmatrix} \overline{A_2}D_0^2 \\ \overline{A_2}D_1^2 \\ \overline{A_2}D_2^2 \\ \overline{A_2}D_3^2 \end{pmatrix}; \begin{pmatrix} A_2D_0^2 \\ A_2D_1^2 \\ A_2D_2^2 \\ A_2D_3^2 \end{pmatrix} \right] = [\overline{A_2} \begin{pmatrix} D_0^2 \\ D_1^2 \\ D_2^2 \\ D_3^2 \end{pmatrix}; A_2 \begin{pmatrix} D_0^2 \\ D_1^2 \\ D_2^2 \\ D_3^2 \end{pmatrix}] = [\overline{A_2}D^2; A_2D^2]$$

# 4-to-16 Decoder

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

Recursive Design

- 4bit input, 16bits output

- $D_i = m_i$

$$D^4 = [\overline{A_3}D^3; A_3D^3]$$

$$D^3 = [\overline{A_2}D^2; A_2D^2]$$

# 4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D^3 = [\overline{A_2}D^2; A_2D^2]$$

$$\begin{aligned} D^4 = [\overline{A_3}D^3; A_3D^3] &= [\overline{A_3}[\overline{A_2}D^2; A_2D^2]; A_3[\overline{A_2}D^2; A_2D^2]] \\ &= [\overline{A_3}\overline{A_2}D^2; \overline{A_3}A_2D^2]; [A_3\overline{A_2}D^2; A_3A_2D^2] \\ &= [\overline{A_3}\overline{A_2}D^2; \overline{A_3}A_2D^2; A_3\overline{A_2}D^2; A_3A_2D^2] \\ &= [\overline{A_3}\overline{A_2}; \overline{A_3}A_2; A_3\overline{A_2}; A_3A_2]D^2 \end{aligned}$$

# Summary

- What is a decoder
- Truth table of a decoder
- Implementation of 1-to-2, 2-to-4,  $n$ -to- $2^n$  decoder
  - Incremental design
  - Recursive design

# 1-bit Binary Adder

Using decoder


# Binary Addition

$$\begin{array}{r} \text{Carries } Z \quad 11010 \\ \text{Augend } X \quad 01101 \\ \text{Addend } Y \quad +00101 \\ \hline \text{Sum} \quad 10010 \end{array}$$


# 1-bit Binary Adder

- Binary Adder
  - Logical functional block that performs addition
  - 1-Bit Binary Adder: smallest building block of a multi-bit adder
- Inputs  
Augend:  $X$ ; Addend:  $Y$ ; Previous Carry:  $Z$
- Outputs  
Sum bit:  $S$ ; next carry:  $C$

# 1. Specification




# 2. Formulation



X	Y	Z	S	C
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

Example

# 2. Formulation



X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Example

# 2. Formulation

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Sum of Minterms

$$C(X, Y, Z) = \sum m(3, 5, 6, 7)$$

$$S(X, Y, Z) = \sum m(1, 2, 4, 7)$$

# 3. Optimisation

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Sum of Minterms

$$C(X, Y, Z) = \sum m(3, 5, 6, 7)$$

$$S(X, Y, Z) = \sum m(1, 2, 4, 7)$$

We can use decoders to implement the adder!

# 4. Technology Mapping

- Technology
- 1 x 3-to-8 Decoder
  - OR Gates

Sum of Minterms

$$C(X, Y, Z) = \Sigma m(3, 5, 6, 7)$$

$$S(X, Y, Z) = \Sigma m(1, 2, 4, 7)$$

