



# CSCI 150

## Introduction to Digital and Computer System Design

### Final Review Week



Jetic Gū  
2020 Summer Semester (S2)



**The only thing you know in  
an exam is Name & Date**

# Overview

- Focus: Reviews
- Architecture: von Neumann
- Core Ideas:
  1. Information about the Final Exam, and the Final Review week
  2. List of all the materials we've covered

# Final Exam

- 10 Aug 2020, 13:00-16:00 (3 hours)
  - Actual load: **2 hours**
  - Website opens: **12:55-16:10**
- Questions **required** to be submitted on the test website
- Questions **required** to be submitted on CAMS (PDF)

<b>Lecture</b> Mon 13:00-14:50; Wed 13:00-13:50; Thur 13:00-14:50	<b>Location:</b> Online using Zoom, or Room 420 Columbia College Main Campus
<b>Office Hour</b> Tues 13:30-14:50; Thur 15:00-16:20; Fri 14:00-15:20; Room 544; Online ( <u>Shared</u> )	<b>Midterm</b> 9 July 2020, 13:00-15:10 ( <u>Online</u> ) <b>Final</b> 10 Aug 2020, 13:00-16:00 ( <u>Online</u> )

# Final Exam

- You do **NOT** need to live-stream yourself doing the test


# Final Exam

- College Policy
  - Closed-Book Exam (like any of us cares)
  - Sick/Absence: email me for deferral, I will submit to the counsellor
    - Retake/Make up: determined by the counsellor, he/she will contact you




# Final Exam

- College Policy
- Cheating  
Me: **report** to the Academic Board  
You: **expelled** and **ejected** into the  
**sun** (or just where you came from)




# Final Review Week

- Today
  - List of material we've covered  
Use as check list
  - Release **Mock Final Exam**
  - Q&A
- Thursday
  - Office Hours



# Most Importantly...

- Stay **Healthy**
- Stay **Active**
- Be **Positive**
- **DO NOT STAY UP LATE**





# Recap: what we've done



# Lecture 1

- **LS01:** Analog vs Digital; von Neumann Architecture; Embedded System; Binary, Octal, Hexadecimal Systems
- **LS02:** Arithmetic (+, -,  $\times$ ); Unsigned vs Signed Integers; Digital/Analog Conversion
- **LS03:** BCD, ASCII, Parity Code

# Lecture 2

- **LS04:** AND/OR/NOT gates; Gating Delay; Boolean Algebra; Truth Table; Simulation & Timing Diagram;
- **LS05:** Binary Identities; Algebraic Manipulation; Complementation;
- **LS06:** Minterm/Maxterm; Sum-of-Products, Product-of-Sums;
- **LS07:** K-Map; Don't Care conditions
- **LS08:** XOR; Buffer and Other Gates; Propagation/Transfer/Inertial Delay; Standard Load;

# Lecture 3A

- **LS09:** 5-Step systematic designing procedures
- **LS10:** Technology Mapping; Hierarchical Design; Functional Blocks
- **LS11:** Value-Fixing; Transferring; Inverting; Enabler; Decoder; Vector Denotation
- **LS12:** Encoder; Priority Encoder; Multiplexer



# Lecture 3B

- **LS13:** 1-bit Half Adder; 1-bit Full Adder; n-bit Full Adder (Ripple Carry)
- **LS14:** Unsigned 1-bit Subtractor; Unsigned n-bit Subtractor
- **LS15:** Unsigned 2s complement; Unsigned Subtractor correction; Adder-Subtractor; Simple Adder-Subtractor
- **LS16:** Overflow; Signed 2s complement; Signed Arithmetics; Incrementing/Decrementing; Zero Filling/Extension; Multiplication/Division by Constants

# Lecture 4

- **LS19:** Sequential Circuit; Stability; SR Latch; D latch
- **LS20:** Master-Slave Flip-Flops; D Flip-Flop
- **LS21:** State Table
- **LS22:** State Diagram (Mealy); 9-Step Design Procedures
- **LS23:** State Assignment; Input/Output Equation Determination; Unused States
- **LS24:** State Machine Diagram (Moore); TC and OC

# Lecture 5

- **LS26:** Registers; Datapath; Loading/Clearing/Enabling; GPR; Microoperations
- **LS27:** Datapath Implementation; Selecting Register; Datapath-level microoperation Implementation
- **LS28:** Single Register Microoperation Implementation; Multiple Register Microoperation Implementation
- **LS29:** Register Cell Design; Ripple Counter; Synchronous Counter; BCD Counter

# Lecture 6

- **LS30:** Basic intro to RAM and ROM; Definitions; Implementation of ROM



# Happy Review Week

