

CSCI 150 Introduction to Digital and Computer System Design Lecture 4: Sequential Circuit Flashback



Jetic Gū 2020 Summer Semester (S2)

Overview


- Focus: Sequential Circuit Exercises
- Architecture: von Neumann
- Textbook v4: Ch5; v5: Ch4
- Core Ideas:
 - 1. Latches and Flip-Flips
 - 2. State Diagram and State Table
 - 3. Exercise


How to study for CSCI 150

- You have to study
 - Attend lectures and pay attention
 - Do you OWN Homework and Labs
 - ASK if you have questions




Latches and Flip-Flops







Latches and Flip-Flops

- Latches are Transparent
 - Internal values change immediately after C pin receives positive signal




- Flip-Flops
 - Two latches: one changes immediately, the other changes at the next step







- ullet Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C=1 \rightarrow C=0$




- ullet Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C=1 \rightarrow C=0$




- ullet Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C=1 \rightarrow C=0$




- ullet Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C=1 \rightarrow C=0$




- ullet Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C=1 \rightarrow C=0$




- ullet Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C=1 \rightarrow C=0$



- ullet Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C=1 \rightarrow C=0$



- ullet Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C=1 \rightarrow C=0$




- ullet Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C=1 \rightarrow C=0$




Sequential Circuit Analysis

- ullet Any D flip-flop named A in a sequential circuit at anytime
 - Is giving out A (present state)
 - Is receiving D_A (next state)
 - State Table: treat A as input, D_A as output in Truth **Table**




Sequential Circuit Analysis

- When multiple Flip-Flops 0,1,...,n-1 are in a circuit
 - the combined internal value $A_{n-1:0}$ is called the present state
 - ullet the combined receiving value $D_{A_{n-1:0}}$ is called the next state




State Table




P2 Circuit

State Table



State Diagram

- State transitions
- Transition Conditions and Output Conditions



Present state

Q(t)

 $\mathbf{0}$

0

0

0


1

1

1

State Diagram

- State transitions
- Transition Conditions and Output Conditions



Present state

Q(t)

 $\mathbf{0}$

0

 $\mathbf{0}$

0

1

1

1

State Assignments

- Given states written in variables A, B, C, D, E...
 - Sequential assignment, n states, $\log n$ bits
 - A = 000, B = 001, C = 010, D = 011, E = 100, ...
 - One-hot assignment, *n* states, *n* bits
 - A = 00000001, B = 00000010, C = 00000100, D = 00001000, E = 00010000, ...

Equation Determination

- Input equation for $D_{A_{n-1:0}}$, using $A_{n-1:0}$ as input
- Output equation for actual outputs

$$D_A = BY + \overline{A}Y$$
, $D_B = \overline{Y}$, $Z = \overline{A}\overline{B}$

- 1. Identify flip-flops (present states and next states), inputs, and outputs
 - Present State: AB; Next State: D_AD_B ; Input: Y; Output: Z;
- 2. Draw State Table / State Diagram

Question Clock C

D B

 $D_A = BY + \overline{A}Y$, Deck \overline{Y} , $Z = \overline{A}\overline{B}$

Pres stat	sent e	Input	Nex stat		Output	S0 - 0 S1 - 0 S2 - 1	1	
A	В	Y	A	В	Z	S3 - 1	1	
0	0	0	0	1	1			
0	0	1	1	0	1			
0	1	0	0	1	0		S0	0
0	1	1	1	0	0		1	U
1	0	0	0	1	0	0	a 1	
1	0	1	0	0	0	S3	1 1	C1
1	1	0	0	1	0	0		S1 0
1	1	1	1	0	0	1	1	1
							S2	

710 CISS

0

Question Clock C

D B

 $D_A = BY + \overline{A}Y$, Deck \overline{Y} , $Z = \overline{A}\overline{B}$

Present state		Input State		Output	
A	В	Y	A	В	Z
0	0	0	0	1	1
0	0	1	1	0	1
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	0	0
1	1	0	0	1	0
1	1	1	1	0	0

S0 - 00 S1 - 01 S2 - 10 S3 - 11

S0 1 0 0 1 1 0 S3 S1 0 S1 0 0

Micise Services

Question

D B

 $D_A = BY + \overline{A}Y$, Deck \overline{Y} , $Z = \overline{A}\overline{B}$

Pres	sent e	Input	Next state		Output	
A	В	Y	A	В	Z	
0	0	0	0	1	1	
0	0	1	1	0	1	
0	1	0	0	1	0	
0	1	1	1	0	0	
1	0	0	0	1	0	
1	0	1	0	0	0	
1	1	0	0	1	0	
1	1	1	1	0	0	


S0 - S1 - S2 - S3 -	01 10					
		S0 1		0		
0 S3 0	1		1		S1 0	0
1		S2	1		1	

Question

D B ____

$D_A =$	BY +	$\overline{A}Y$,	E)gck	₹ ,	Z =	$= \overline{A}\overline{B}$
D_A —	DI	111,	B^{\prime}	r,		- /1 <i>D</i>


Pres		Input	Next state		Output	
A	В	Y	A	В	Z	
0	0	0	0	1	1	
0	0	1	1	0	1	
0	1	0	0	1	O	
0	1	1	1	0	0	
1	0	0	0	1	0	
1	0	1	0	0	0	
1	1	0	0	1	O	
1	1	1	1	0	0	



Question Clock C

 $D_A = BY + \overline{A}Y$, Deck \overline{Y} , $Z = \overline{A}\overline{B}$

Present state		Input	Next state		Output	
A	В	Y	A	В	Z	
0	0	0	0	1	1	
0	0	1	1	0	1	
0	1	0	0	1	0	
0	1	1	1	0	0	
1	0	0	0	1	0	
1	0	1	0	0	0	
1	1	0	0	1	0	
1	1	1	1	0	0	



Z


B

Question Clock C

D B

$$D_A = BY + \overline{A}Y$$
, Deck \overline{Y} , $Z = \overline{A}\overline{B}$

Pres state		Input	Next state		Output	
A	В	Y	A	В	Z	
0	0	0	0	1	1	
0	0	1	1	0	1	
0	1	0	0	1	0	
0	1	1	1	0	0	
1	0	0	0	1	0	
1	0	1	0	0	0	
1	1	0	0	1	0	
1	1	1	1	0	0	




Question Clock C

D B Z

$$D_A = BY + \overline{A}Y$$
, Deck \overline{Y} , $Z = \overline{A}\overline{B}$

Present state		Input	Next state		Output	
A	В	Y	A	В	Z	
0	0	0	0	1	1	
0	0	1	1	0	1	
0	1	0	0	1	0	
0	1	1	1	0	0	
1	0	0	0	1	0	
1	0	1	0	0	0	
1	1	0	0	1	0	
1	1	1	1	0	0	




Question Clock C

D B Z

$$D_A = BY + \overline{A}Y$$
, Deck \overline{Y} , $Z = \overline{A}\overline{B}$

Pres		Input	Next state		Output
A	В	Y	A	В	Z
0	0	0	0	1	1
0	0	1	1	0	1
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	0	0
1	1	0	0	1	0
1	1	1	1	0	0




Question Clock C

D B

$$D_A = BY + \overline{A}Y$$
, Deck \overline{Y} , $Z = \overline{A}\overline{B}$

Present state		Input	Next state		Output
A	В	Y	A	В	Z
0	0	0	0	1	1
0	0	1	1	0	1
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	0	0
1	1	0	0	1	0
1	1	1	1	0	0




Question Clock C

D B

$$D_A = BY + \overline{A}Y$$
, Deck \overline{Y} , $Z = \overline{A}\overline{B}$

Pres state		Input	Next state		Output	
A	В	Y	A	В	Z	
0	0	0	0	1	1	
0	0	1	1	0	1	
0	1	0	0	1	0	
0	1	1	1	0	0	
1	0	0	0	1	0	
1	0	1	O	0	0	
1	1	0	0	1	0	
1	1	1	1	0	0	




Question Clock C

D B

$$D_A = BY + \overline{A}Y$$
, Deck \overline{Y} , $Z = \overline{A}\overline{B}$

Present state		Input	Next state		Output
A	В	Y	A	В	Z
0	0	0	0	1	1
0	0	1	1	0	1
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	0	0
1	1	0	0	1	0
1	1	1	1	0	0




Question Clock C

D B


$$D_A = BY + \overline{A}Y$$
, Deck \overline{Y} , $Z = \overline{A}\overline{B}$

Present state		Input	Next state		Output
A	В	Y	A	В	Z
0	0	0	0	1	1
0	0	1	1	0	1
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	1	0	0	0
1	1	0	0	1	0
1	1	1	1	0	0




$$D_A = BY + \overline{A}Y, D_B = \overline{Y}, Z = \overline{A}\overline{B}$$

- Initial state 00
- Write down the state transition from input 0101
 - 00
- Write down the output




$$D_A = BY + \overline{A}Y, D_B = \overline{Y}, Z = \overline{A}\overline{B}$$

- Initial state 00
- Write down the state transition from input 0101
 - 00
- Write down the output




$$D_A = BY + \overline{A}Y, D_B = \overline{Y}, Z = \overline{A}\overline{B}$$

- Initial state 00
- Write down the state transition from input 0101
 - 00
- Write down the output



$$D_A = BY + \overline{A}Y, D_B = \overline{Y}, Z = \overline{A}\overline{B}$$

- Initial state 00
- Write down the state transition from input 0101
 - 00→01
- Write down the output




0/0

0/1

$$D_A = BY + \overline{A}Y, D_B = \overline{Y}, Z = \overline{A}\overline{B}$$


- Initial state 00
- Write down the state transition from input 0101
 - $00 \to 01 \to 10$
- Write down the output





$$D_A = BY + \overline{A}Y$$
, $D_B = \overline{Y}$, $Z = \overline{A}\overline{B}$

- Initial state 00
- Write down the state transition from input 0101
 - $00 \to 01 \to 10 \to 01$
- Write down the output
 - 100



$$D_A = BY + \overline{A}Y$$
, $D_B = \overline{Y}$, $Z = \overline{A}\overline{B}$

- Initial state 00
- Write down the state transition from input
 0101
 - $00 \to 01 \to 10 \to 01 \to 10$
- Write down the output



