#### CSCI 150 Introduction to Digital and Computer System Design Lecture 3: Combinational Logic Design IV



Jetic Gū 2020 Summer Semester (S2)



### Overview

- Focus: Logic Functions
- Architecture: Combinatory Logical Circuits
- Textbook v4: Ch3 3.6, 3.7; v5: Ch3 3.6, 3.7
- Core Ideas:
  - Encoder 1.
  - 2. Multiplexer

### Review Systematic Design Procedures

- 1. Specification: Write a specification for the circuit
- 2. **Formulation**: Derive relationship between inputs and outputs of the system e.g. using truth table or Boolean expressions
- 3. **Optimisation**: Apply optimisation, minimise the number of logic gates and literals required
- 4. **Technology Mapping**: Transform design to new diagram using available implementation technology
- 5. **Verification**: Verify the correctness of the final design in meeting the specifications





- Value-Fixing, Transferring, Inverting, Enabler
- Decoder
  - Input:  $A_0 A_1 \dots A_{n-1}$
  - Output:  $D_0 D_1 \dots D_{2^n-1}$ ,  $D_i = m_i$

## **Functional Components**





**P1** Encoder

### Encoder

Wait, didn't we just covered this? Oh, that's decoder





- Inverse operation of a decoder
- $2^n$  inputs, only one is giving positive input<sup>1</sup>
- *n* outputs

1. In reality, could be less







- Inverse operation of a decoder
- 2<sup>n</sup> inputs, only one is giving positive input<sup>1</sup>
- *n* outputs

1. In reality, could be less









D <sub>0</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
1	0	0	0
	0	0	1
	0	1	0
	0	1	1
	1	0	0
	1	0	1
	1	-	0
	1	1	1

 $A_0 = D_1 + D_3 + D_5 + D_7$  $A_1 = D_2 + D_3 + D_6 + D_7$  $A_2 = D_4 + D_5 + D_6 + D_7$ 









- What happens if the inputs are all 0s?
- What happens if the inputs include multiple 1s?

 $A_0 = D_1 + D_3 + D_5 + D_7$  $A_1 = D_2 + D_3 + D_6 + D_7$  $A_2 = D_4 + D_5 + D_6 + D_7$ 







- Additional Validity Output V
  - Indicating whether the input is valid (contains 1) lacksquare
- Priority
  - Ignores  $D_{<i}$  if  $D_i = 1$

### **Priority Encoder**





**P1** Encoder

D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	A <sub>1</sub>	A <sub>0</sub>	V
0	0	0	0	Х	Χ	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1		X	1	0	1
1	X	X	X	1	1	1

### **Priority Encoder**





**P1** Encoder

D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do	A <sub>1</sub>	A <sub>0</sub>	V	$V = D_3 + D_2 + D_1 + D_0$
0	0	0	0	0	0	0	$A_1 = D_3 + \overline{D_3}D_2 = D_2 + D_3$ $A_2 = \overline{D_2}\overline{D_2}D_1 + D_2$
0	0	0	1	0	0	1	$= \overline{D_2}D_1 + D_3$ $= \overline{D_2}D_1 + D_3$
0	0	1	X	0	1	1	
0	1	X	X	1	0	1	-1 Priority 2 Encoder
1	X	X	X	1	1	1	

### **Priority Encoder**



P2 Multiplexer

#### **Multiplexer** Switch Modes



**P2** Multiplexer

## Multiplexer

- Multiple *n*-variable input vectors
- Single *n*-variable output vector
- Switches: which input vectors to output









- 2 single-bit inputs
- 1 single-bit output
- 1-bit switch





# Multiplexer Single-Bit 2-to-1 Multiplexer









#### Single-Bit 2-to-1 Multiplexer

P2 Multiplexer



Technology

- 1 x 1-to-2 Decoder
- 2 x 1-bit Enabler
- 1 x 2-input OR Gate





#### Single-Bit 4-to-1 Multiplexer

P2 Multiplexer



Technology

- 1 x 2-to-4 Decoder
- 4 x 1-bit Enabler
- 1 x 4-input OR Gate



#### Single-Bit 4-to-1 Multiplexer

**P2 Multiplexer** 



Technology

- 1 x 2-to-4 Decoder
- 4 x 1-bit Enabler
- 1 x 4-input OR Gate





#### **Circuit Drawing Time!** It's OK, this is the last time... Sorta...



## Logic Works Last Circuit Drawing Practice

- 1. Sub-circuit
- 2. Implementing 2-to-4 Decoder using drawing tools
- 3. Implementing 3-to-8 Decoder using 2-to-4 Decoders
- 4. Implementing Octal-to-Binary Priority Encoder using drawing tools<sup>1</sup>
- 5. Implementing Multiplexer using drawing tools<sup>1</sup>

1. You will be reusing these designs in later lectures and assignments



## Sub-circuit







## Sub-circuit



▼ ▼ Pseudo Devices.CL
Image: Second state         Filter:
Plus5V Plus9V D D::-
Port In Port Out Power







Pseudo Devices.CL 🔻
✓ Preview
Appleg Ground
Plus5V Plus9V Dect Didic
Port In Port Out
Power



**P**3 LogicWorks



#### Sub-circuit

	Х
	OK
^	Cancel
¥	





### Sub-circuit

≳ LogicWorks 5 - [Part1]				— 🗆
File Edit View Objects	Options Pins Tools Window	Help		-
또 퍖 📨 🔐 🏭 🛧 ㅋ 💆	Auto Create Symbol	Ctrl+J		าร
	Subcircuit and Part Type	Ctrl+Q		
	Open Subcircuit			
	Add Pins	Ctrl+E		⊼∭
	Grids			Pseudo Devices.
	Part Attributes	Ctrl+H		
	Pin Attributes	Ctrl+Shift+H		
Pin Number				Filter:
Pin Type				Analog Ground
Pin Function	<		> · · · · · · · · · · · · · · · · · · ·	Ground
	Circuit2.cct	Part1		Minus12V Minus15V

4. With the Circuit.cct open and Part1 open, go to Options - Subcircuit and Part Type



**P3** LogicWorks

### Sub-circuit

#### Pa

art Type	$\times$
Primitive Type	
Create a subcircuit symbol, but don't store a circuit with it yet.	
Create a subcircuit symbol and select an open circuit to attach to it.	
○ Imp Select Internal Circuit × <sup>uit.</sup>	
O Set	
O Set Circuit2.cct	
Oti	
– Subeireu	
Messages	
Don	e
Cano	el

5. Select Create a subcircuit symbol and select an open circuit to attach to it



#### P3 LogicWorks

### Sub-circuit

#### Part Type

Primitive Type			
<ul> <li>Create a subcircuit symbol,</li> </ul>			
Create a subcircuit symbol			
C Imp Select Internal Circui			
O Set			
O Set Circuit2.cct			
Ott			
Subcircu			
Brow			
Messages			

6. Select Circuit.cct

 $\times$ but don't store a circuit with it yet. and select an open circuit to attach to it. uit. Х OK. Cancel Done Cancel





.

. . .

LogicWorks



Add a text description

7. Draw a rectangle and add the THIN pins



#### P3 LogicWorks

### Sub-circuit

Save Part As	Save Part As
Part name: Enabler	Part name: Enabler
Destination Library: Library is read-only	Destination Library:
7400.clf Connectors.CLF Discretes.CLF Pseudo Devices.CLF Simulation Gates.clf Simulation Logic.clf Spice.CLF VHDLPrims.clf	7400.clf Connectors.CLF CSCI150.clf Discretes.CLF Pseudo Devices.CLF Simulation Gates.clf Simulation IO.clf Simulation Logic.clf Spice.CLF VHDLPrims.clf
New Lib Open Lib Save Cancel	New Lib Open Lib Save Cancel

8. Save the part in a new library, e.g. CSCI150



### Sub-circuit







## LogicWorks Last Circuit Drawing Practice

- 1. Sub-circuit
- 2. Implementing 2-to-4 Decoder using drawing tools
- 3. Implementing 3-to-8 Decoder using 2-to-4 Decoders
- 4. Implementing Octal-to-Binary Priority Encoder using drawing tools<sup>1</sup>
- 5. Implementing Multiplexer using drawing tools<sup>1</sup>

1. You will be reusing these designs in later lectures and assignments

