CSCI 150 Introduction to Digital and Computer System Design Lecture 3: Combinational Logic Design II



Jetic Gū 2020 Summer Semester (S2)



Overview

- Focus: Methodology
- Architecture: Combinatory Logical Circuits
- Textbook v4: Ch3 3.1, 3.2, 3.3; v5: Ch3 3.1, 3.2
- Core Ideas:
 - 1. BCD-to-Seven-Segment Decoder
 - 2. 4-bit Equity Comparator
 - 3. Technology Mapping

Review Systematic Design Procedures

- 1. Specification: Write a specification for the circuit
- 2. **Formulation**: Derive relationship between inputs and outputs of the system e.g. using truth table or Boolean expressions
- 3. **Optimisation**: Apply optimisation, minimise the number of logic gates and literals required
- 4. **Technology Mapping**: Transform design to new diagram using available implementation technology
- 5. **Verification**: Verify the correctness of the final design in meeting the specifications




BCD-to-Seven-Segment Decoder


Ah, not again



Example 3b LED Seven Segment Display


- LED: Light-Emitting Diodes
- A single digit display takes 7 bit inputs (and an optional one for decimal point)






Example 3b BCD to 7 Segment Display(s)

- BCD: Each digit is represented using 4bit binary int
- BCD-to-7-segment decoder A Combinational circuit that
 - takes a decimal digit in BCD (4bit int A, B, C, D); and
 - generates the appropriate control signals for the display unit (a, b, c, d, e, f, g)









1. Specification

- BCD: Each digit is represented using 4bit binary int
- BCD-to-7-segment decoder A Combinational circuit that


Input • takes a decimal digit in BCD (4bit int A, B, C, D); and


• generates the appropriate control signals for the display unit (a, b, c, d, e, f, g)






Decimal	A	B	С	D	a
0	0	0	0	0	1
1					
2					
3					
4					
5					
6					
7					
8					
9					







Decimal	Α	Β	С	D	a	b	C	d	e	f	g	
0	0	0	0	0	1	1	1	1	1	1		Output
1	0	0	0	1		1	1					
2												
3												FB
4												G
5												E
6												
7												
8												
9												





Decimal	A	Β	С	D	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	
1	0	0	0	1		1	1				
2	0	0	1	0	1	1		1	1		1
3											
4											
5											
6											
7											
8											
9											







Decimal	A	Β	С	D	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	
1	0	0	0	1		1	1				
2	0	0	1	0	1	1		1	1		1
3	0	0	1	1	1	1	1	1			1
4											
5											
6											
7											
8											
9											







Decimal	A	Β	С	D	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	
1	0	0	0	1		1	1				
2	0	0	1	0	1	1		1	1		1
3	0	0	1	1	1	1	1	1			1
4	0	1	0	0		1	1			1	1
5											
6											
7											
8											
9											







Decimal	A	Β	С	D	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	
1	0	0	0	1		1	1				
2	0	0	1	0	1	1		1	1		1
3	0	0	1	1	1	1	1	1			1
4	0	1	0	0		1	1			1	1
5	0	1	0	1	1		1	1		1	1
6											
7											
8											
9											







Decimal	A	Β	С	D	a	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	
1	0	0	0	1		1	1				
2	0	0	1	0	1	1		1	1		1
3	0	0	1	1	1	1	1	1			1
4	0	1	0	0		1	1			1	1
5	0	1	0	1	1		1	1		1	1
6	0	1	1	0	1		1	1	1	1	1
7											
8											
9											







Decimal	A	Β	С	D	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	
1	0	0	0	1		1	1				
2	0	0	1	0	1	1		1	1		1
3	0	0	1	1	1	1	1	1			1
4	0	1	0	0		1	1			1	1
5	0	1	0	1	1		1	1		1	1
6	0	1	1	0	1		1	1	1	1	1
7	0	1	1	1	1	1	1				
8											
9											







Decimal	A	B	С	D	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	
1	0	0	0	1		1	1				
2	0	0	1	0	1	1		1	1		1
3	0	0	1	1	1	1	1	1			1
4	0	1	0	0		1	1			1	1
5	0	1	0	1	1		1	1		1	1
6	0	1	1	0	1		1	1	1	1	1
7	0	1	1	1	1	1	1				
8	1	0	0	0	1	1	1	1	1	1	1
9											





Decimal	A	B	С	D	а	b	С	d	е	f	g
0	0	0	0	0	1	1	1	1	1	1	
1	0	0	0	1		1	1				
2	0	0	1	0	1	1		1	1		1
3	0	0	1	1	1	1	1	1			1
4	0	1	0	0		1	1			1	1
5	0	1	0	1	1		1	1		1	1
6	0	1	1	0	1		1	1	1	1	1
7	0	1	1	1	1	1	1				
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1		1	1






3. Optimisation

• Convert to Boolean expression


Decimal	A	В
0	0	0
1	0	0
2	0	0
3	0	0
4	0	1
5	0	1
6	0	1
7	0	1
8	1	0
9	1	0

С	D	а	b	С	d	е	f	g
0	0	1	1	1	1	1	1	0
0	1	0	1	1	0	0	0	0
1	0	1	1	0	1	1	0	1
1	1	1	1	1	1	0	0	1
0	0	0	1	1	0	0	1	1
0	1	1	0	1	1	0	1	1
1	0	1	0	1	1	1	1	1
1	1	1	1	1	0	0	0	0
0	0	1	1	1	1	1	1	1
0	1	1	1	1	1	0	1	1



3. Optimisation

 Convert to Boolean expression $a = \overline{A}C + \overline{A}BD + \overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}$ $b = \overline{A}\overline{B} + \overline{A}\overline{C}\overline{D} + \overline{A}CD + A\overline{B}\overline{C}$ $c = \overline{A}B + \overline{A}D + \overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}$ $d = \overline{A}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C} + \overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C} + \overline{A}\overline{B}\overline{C}D$ $e = \overline{A}C\overline{D} + \overline{B}\overline{C}\overline{D}$ $f = \overline{A}B\overline{C} + \overline{A}\overline{C}\overline{D} + \overline{A}B\overline{D} + A\overline{B}\overline{C}$ $g = \overline{A}C\overline{D} + \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C}$






4. Technology Mapping

- Convert to Boolean expression
- Indie: 27 AND 7 OR gates

 $a = \overline{A}C + \overline{A}BD + \overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}$ $b = \overline{A}\overline{B} + \overline{A}\overline{C}\overline{D} + \overline{A}CD + \overline{A}\overline{B}\overline{C}$ $c = \overline{A}B + \overline{A}D + \overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}$ $d = \overline{A}C\overline{D} + \overline{A}\overline{B}C + \overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C} + \overline{A}B\overline{C}D$ $e = \overline{A}C\overline{D} + \overline{B}\overline{C}\overline{D}$ $f = \overline{A}B\overline{C} + \overline{A}\overline{C}\overline{D} + \overline{A}B\overline{D} + A\overline{B}\overline{C}$ $g = \overline{A}C\overline{D} + \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C}$



Example 3b 5. Verification (Skipped here)

- Convert to Boolean expression
- Indie: 27 AND 7 OR gates

 $a = \overline{A}C + \overline{A}BD + \overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}$ $b = \overline{A}\overline{B} + \overline{A}\overline{C}\overline{D} + \overline{A}CD + \overline{A}\overline{B}\overline{C}$ $c = \overline{A}B + \overline{A}D + \overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C}$ $d = \overline{A}C\overline{D} + \overline{A}\overline{B}C + \overline{B}\overline{C}\overline{D} + A\overline{B}\overline{C} + \overline{A}B\overline{C}D$ $e = \overline{A}C\overline{D} + \overline{B}\overline{C}\overline{D}$ $f = \overline{A}B\overline{C} + \overline{A}\overline{C}\overline{D} + \overline{A}B\overline{D} + A\overline{B}\overline{C}$ $g = \overline{A}C\overline{D} + \overline{A}\overline{B}C + \overline{A}B\overline{C} + A\overline{B}\overline{C}$



Example 3b BCD to 7 Segment Display

- 'BCD-to-seven-segment decoder'
 - 'decodes' binary code for decimal digit
 - usually decoders mean something different, which we'll discuss later

ALL LIBRARIES V
 ✓ Preview Filter: seg 7-Seg Disp - Black 7-Seg Disp - Blue 7-Seg Disp - Blue 7-Seg Disp - Cyan 7-Seg Disp - Green 7-Seg Disp - Magenta 7-Seg Disp - Magenta 7-Seg Disp - Ned 7-Seg Disp - Ned 7-Seg Disp Inv - Blue 7-Seg Disp Inv - Green 7-Seg Disp Inv - Magen 7-Seg Disp Inv - Magen





4-bit Equity Comparator


Ah, not again





- Compare two numbers
- Equal or not


4-bit Equity Comparator






1. Specification

- Input: $A_3A_2A_1A_0$, $B_3B_2B_1B_0$
- Output: E = 1 for equal, 0 for not










- 2 things are happening
 - We need to compare pairs of binary values and see if they are equal


2. Formulation


- We need to combine the comparison of all these different bits to make up ${\cal E}$



Hierarchical Design

- "divide-and-conquer"
- Circuit is broken up into individual functional pieces (blocks)
 - Each block has explicitly defined Interface (I/O) and Behaviour
 - A single block can be reused multiple times to simplify design process
 - If a single block is too complex, it can be further divided into smaller blocks, to allow for easier designs








- 2 things are happening
 - We need to compare pairs of binary values and see if they are equal


3. Optimisation




We need to combine the comparison of all these different bits to make up ${\cal E}$





















P2 Example 3c







3. Optimisation







P2 Example 3c






3. Optimisation








Technology Mapping Mostly Old Tech, no new iPhones



Technology Mapping


- Technology
 - Available physical components
 - Programmable implementation te Array (FPGA)
 - VHDL; Verilog Language

• Programmable implementation technology e.g. Field-Programmable Gate




Technology Mapping

- NAND == AND + Inverter;
 - AND == NAND + Inverter;
- NOR == OR + Inverter;
 - OR == NOR + Inverter;
- DeMorgen's Rule




(b) Mapping to NOR gates






Technology Mapping


 Implement the circuit diagram with NAND gates and Inverters only






Technology Mapping


- Implement the circuit diagram with NAND gates and Inverters only
 - Replacement






Technology Mapping

- Implement the circuit diagram with NAND gates and Inverters only
 - 1. Replacement
 - 2. Simplification





P4 Verification

Verification Manual vs Auto





Verification

- Manual
 - Use the truth table, row by row
- Auto
 - Use computer simulation to go through the truth table

