06.04.20 09:21

CSCI 150
Introduction to Digital and Computer System Design
Final Review Week

Jetic Gū

2020 Winter Semester (S1)



Overview

- Focus: Reviews
- Architecture: von Neumann
- Core Ideas:
    1. Information about the Final Exam, and the Final Review week
    2. List of all the materials we've covered

P0
College

Student Support Programme

- https://www.columbiacollege.ca/covid-19/
  - Tuition Instalment Plan
  - Advance Payment Incentive
  - Laptop Assistance Programme

Concept

P1
Information

Final Exam

- 17 April 2020, 17:30-20:30 (3 hours)
  - Actual load: **2 hours**
  - Website opens: 17:**25**-20:**35**
  - Practice Test[1] (Quiz 4)
- Questions **required** to be submitted on the test website
- Questions **required** to be submitted on CAMS (PDF)

Lecture Mon 12:00-13:50; Wed 12:00-12:50; Thur 12:00-13:50	**Location**: Room 420 Columbia College Main Campus
Office Hour Mon 11:00-11:50; Wed 13:00-13:50; Room 544	**Midterm** 5 March 2020, 12:00-13:50, In class **Final** 17 April 2020, 17:30-20:30, Online

Concept

1. jetic.org/test/2020s1-csci150-quiz-4

P1
Information

Final Exam

- You do **NOT** need to live-stream yourself doing the test

Concept

1. jetic.org/test/2020s1-csci150-quiz-4

P1
Information

Final Exam

- College Policy
  - Closed-Book Exam (like any of us cares)
  - Sick/Absence: email me for deferral, I will submit to the counsellor
    - Retake/Make up: determined by the counsellor, he/she will contact you

Concept

1. jetic.org/test/2020s1-csci150-quiz-4

P1
Information

Final Exam

- College Policy
  - Cheating
    Me: **report** to the Academic Board
    You: **expelled** and **ejected** into the **sun** (or just where you came from)



Concept

1. jetic.org/test/2020s1-csci150-quiz-4

P1
Information

Final Review Week

- Today
  - List of material we've covered
    Use as check list!!!
  - Tentative: Quiz 4 practice
- Wednesday
  - Release **Mock Final Exam**
  - Q&A
- Thursday
  - Tentative: assignment 5 and lab 4 discussion



Concept

Office Hour

- This week
  - Monday: 11:00 - 12:00
  - Wednesday: 13:00 - 14:00
  - Other: by request
- Next week: email only

Most Importantly…

- Stay **Healthy**
- Stay **Active**
- Be **Positive**
- **DO NOT STAY UP LATE**



Recap:
what we've done



Summary

P2
Final Review

Lecture 1

- **LS01**: Analog vs Digital; von Neumann Architecture; Embedded System; Binary, Octal, Hexadecimal Systems
- **LS02**: Arithmetic (+, -, ×); Unsigned vs Signed Integers; Digital/Analog Conversion
- **LS03**: BCD, ASCII, Parity Code

Concept

P2
Final Review

Lecture 2

- **LS04**: AND/OR/NOT gates; Gating Delay; Boolean Algebra; Truth Table; Simulation & Timing Diagram;
- **LS05**: Binary Identities; Algebraic Manipulation; Complementation;
- **LS06**: Minterm/Maxterm; Sum-of-Products, Product-of-Sums;
- **LS07**: K-Map; Don’t Care conditions
- **LS08**: XOR; Buffer and Other Gates; Propagation/Transfer/Inertial Delay; Standard Load;

Concept

P2
Final Review

Lecture 3A

- **LS09**: 5-Step systematic designing procedures
- **LS10**: Technology Mapping; Hierarchical Design; Functional Blocks
- **LS11**: Value-Fixing; Transferring; Inverting; Enabler; Decoder; Vector Denotation
- **LS12**: Encoder; Priority Encoder; Multiplexer

Concept

P2
Final Review

Lecture 3B

- **LS13**: 1-bit Half Adder; 1-bit Full Adder; n-bit Full Adder (Ripple Carry)
- **LS14**: Unsigned 1-bit Subtractor; Unsigned n-bit Subtractor
- **LS15**: Unsigned 2s complement; Unsigned Subtractor correction; Adder-Subtractor; Simple Adder-Subtractor
- **LS16**: Overflow; Signed 2s complement; Signed Arithmetics; Incrementing/Decrementing; Zero Filling/Extension; Multiplication/Division by Constants

Concept

P2
Final Review

Lecture 4

- **LS17**: Sequential Circuit; Stability; SR Latch; D latch
- **LS18**: Master-Slave Flip-Flops; D Flip-Flop
- **LS21**: State Table
- **LS22**: State Diagram (Mealy); 9-Step Design Procedures
- **LS23**: State Assignment; Input/Output Equation Determination; Unused States
- **LS24**: State Machine Diagram (Moore); TC and OC

Concept

P2
Final Review

Lecture 5

- **LS26**: Registers; Datapath; Loading/Clearing/Enabling; GPR; Microoperations
- **LS27**: Datapath Implementation; Selecting Register; Datapath-level microoperation Implementation
- **LS28**: Single Register Microoperation Implementation; Multiple Register Microoperation Implementation
- **LS29**: Register Cell Design; Ripple Counter; Synchronous Counter; BCD Counter

Concept

P2
Final Review

Lecture 6

- Memory
  - Not showing up in the finals

Concept

P3
Q&A Time

Happy Review Week