CSCI 150 Introduction to Digital and Computer System Design Lecture 4: Sequential Circuit V



Jetic Gū 2020 Winter Semester (S1)







- suggest that you get your hands on LogicWorks
- 3. Quiz 4 will be held online

Administrative

1. If you missed any Quiz/Midterm due to reasons beyond your control, you must email me and arrange a separate test remotely or at the college

2. As we move to online lectures, I am against removing the Lab portion so I



Overview

- Focus: Basic Information Retaining Blocks
- Architecture: Sequential Circuit
- Textbook v4: Ch5 5.5, 5.6; v5: Ch4 4.5
- Core Ideas:
 - 1. Sequential Circuit Design Procedures
 - 2. Other Flip-Flop Types





Latches and Flip-Flops



Systematic Design Procedures **P**0 Review Sequential Circuits

- **Specification**
- 2. Formulation e.g. using state table or state diagram
- 3. State Assignment: assign binary codes to states
- entries
- 5. **Output Equation Determination:** Derive output equations from the output entries
- **O**ptimisation 6.
- 7. Technology Mapping
- 8. Verification

4. Flip-Flop Input Equation Determination: Select flip-flop types, derive input equations from next-state





Sequential Circuit Design II

State Assignment; Input Equation Determination; Output Equation Determination



Systematic Design Procedures **P1** Design Sequential Circuits

- **Specification**
- 2. Formulation e.g. using state table or state diagram
- 3. State Assignment: assign binary codes to states
- entries
- 5. **Output Equation Determination:** Derive output equations from the output entries
- **Optimisation** 6.
- 7. Technology Mapping
- 8. Verification

4. Flip-Flop Input Equation Determination: Select flip-flop types, derive input equations from next-state





2. Formulation

 Sometimes it is more intuitive to describe state transitions then defining the states







2. Formulation

• Incrementer: perform +1 operation every CLK on 3-bit





2. Formulation

• Incrementer: perform +1 operation every CLK on 3-bit







- Used when states are quite complicated and expressed using variables during **Formulation**
- Define the **binary values** for each state \bullet







- Used when states are quite complicated and expressed using variables during Formulation
- Define the **binary values** for each state

Drocot	Next	Next State		Output Z	
State	X = 0	X = 1	X = 0	X = 1	
A	A	B	0	0	
B	A	C	0	0	
С	D	C	0	0	
D	A	B	0	1	
State Table					



• Method 1: sequential assignment A = 0, B = 1, C = 2, D = 3, ...

P1

Design

Duccut	Next	Next State		Output Z	
State	X = 0	X = 1	X = 0	X = 1	
A 00 B 01 C 10	00A 00A 11D	B 01 C 10	0 0 0	0 0 0	
D 11	00 A	B 01	0	1	

State Table





• Method 2: one hot $A = (0001)_2, B = (0010)_2, C = (0100)_2, D = (1000)_2$

Droopt	Next State		Output Z	
State	X = 0	X = 1	X = 0	X = 1
A 0001	0001 A	B 0010	0	0
B 0010	0001 A	C 0100	0	0
C 0100	1000 D	C 0100	0	0
D 1000	0001 A	B 0010	0	1

State Table



P1 Design

3. State Assignment

- Are these the only methods?
 - No, there's tons
- Are these methods equivalent?
- For this course, we don't require you to come up with the best state assignment solution

• No, they each lead to completely different solutions, with different costs









• Are we using all of the combinations?





- Are we using all of the combinations?
 - No. Some states are not designed to be reachable





- Are we using all of the combinations?
 - No. Some states are not designed to be reachable
 - Could also be used in the future for extensions



4. Flip-Flop Input Expressions **P1** Design 5. Output Expressions

- Express all Flip-Flops using input variables
- Express all outputs using variables and Flip-Flop outputs

Present State

- A 00
- **B** 01
- C 10
- D 11

Next State		Outp	Output Z	
X = 0	X = 1	X = 0	X = 1	
00 A	B 01	0	0	
00 A	C 10	0	0	
11 D	C 10	0	0	
00 A	B 01	0	1	



4. Flip-Flop Input Expressions5. Output Expressions **P1** Design

- Express all Flip-Flops using input variables
- Express all outputs using variables and Flip-Flop outputs

$D_1 D_0$ for next state	Droopt	Next	State	Outr	out Z
$S_1 S_0$ for present	State	X = 0	X = 1	X = 0	X = 1
	A 00	00 A	B 01	0	0
	B 01	00 A	C 10	0	0
	C 10	11 D	C 10	0	0
	D 11	00 A	B 01	0	1



4. Flip-Flop Input Expressions5. Output Expressions **P1** Design

- Express all Flip-Flops using input variables
- Express all outputs using variables and Flip-Flop outputs

$D_1 D_0$ for next state		Next State $D_1 D_0$		Output Z	
$S_1 S_0$ for present	State $S_1 S_0$	X = 0	X = 1	X = 0	X = 1
	00	00	01	0	0
	01	00	10	0	0
	10	11	10	0	0
	11	00	01	0	1



4. Flip-Flop Input Expressions **P1** Design 5. Output Expressions

- Express all Flip-Flops using input variables
- Express all outputs using variables and Flip-Flop outputs

 $D_1 D_0$ for next state S_1S_0 for present

 $D_1 = F_1(X, S_1, S_0) = \Sigma m(2, 5, 6)$ $D_0 = F_0(X, S_1, S_0) = \Sigma m(2, 4, 7)$

 $Z = m_{7}$

X	$S_1 S_0$	$D_1 D_0$	Ζ
0	00	00	0
0	01	00	0
0	10	11	0
0	11	00	0
1	00	01	0
1	01	10	0
1	10	10	0
1	11	01	1



6. Optimisation with Unused **P1** Design States

- Unused states can be implemented as don't care conditions
- In this example $m_0, m_1, m_{12}, m_{13}, m_{14}, m_{15}$ are unused, and can all be don't care conditions



6. Optimisation with Unused **P1** Design States

- Unused states can be implemented as don't care conditions
- In this example $m_0, m_1, m_{12}, m_{13}, m_{14}, m_{15}$ are unused, and can all be don't care conditions

 $D_A = \Sigma m(5,7,8,9,11)$



 Unused states can be implemented as don't care conditions

P1

• In this example $m_0, m_1, m_{12}, m_{13}, m_{14}, m_{15}$ are unused, and can all be don't care conditions

$$D_A = \Sigma m(5,7,8,9,11)$$

 $D_B = \Sigma m(3,4)$



 Unused states can be implemented as don't care conditions

P1

• In this example $m_0, m_1, m_{12}, m_{13}, m_{14}, m_{15}$ are unused, and can all be don't care conditions

$$D_A = \Sigma m(5,7,8,9,11)$$
$$D_B = \Sigma m(3,4)$$
$$D_C = \Sigma m(2,4,6,8,10)$$



 Unused states can be implemented as don't care conditions

P1

Design

• In this example $m_0, m_1, m_{12}, m_{13}, m_{14}, m_{15}$ are unused, and can all be don't care conditions

$$D_A = \Sigma m(5,7,8,9,11)$$
$$D_B = \Sigma m(3,4)$$
$$D_C = \Sigma m(2,4,6,8,10)$$
$$d = \Sigma m(0,1,12,13,14,15)$$





$$D_A = \Sigma m(5,7,8,9,11)$$
$$D_B = \Sigma m(3,4)$$
$$D_C = \Sigma m(2,4,6,8,10)$$
$$d = \Sigma m(0,1,12,13,14,15)$$

P1

Design

6. Optimisation with Unused States





P1







P1







P1







P1



Systematic Design Procedures **P1** Design Sequential Circuits

- **Specification**
- 2. Formulation e.g. using state table or state diagram
- 3. State Assignment: assign binary codes to states
- entries
- 5. **Output Equation Determination:** Derive output equations from the output entries
- **Optimisation** 6.
- 7. Technology Mapping
- 8. Verification

4. Flip-Flop Input Equation Determination: Select flip-flop types, derive input equations from next-state





Summary

- 3. State Assignment: assign binary codes to states
- 4. Flip-Flop Input Equation Determination: Select flip-flop types, derive input equations from next-state entries
- 5. Output Equation Determination: Derive output equations from the output entries
- **Optimisation with unused states** 6.





P2 Other Flip-Flop

Some Other Flip-Flop Types JK Flip-Flop; T Flip-Flop







Conditional Inverter

T	Q(t + 1)	Operation
0	Q(t)	No change
1	$\overline{Q}(t)$	Complement







- Follow 8 step design principles
 - Write down the boolean expression
 - Draw the circuit diagram

T	Q(t + 1)	Operation
0	Q(t)	No change
1	$\overline{Q}(t)$	Complement







- 3. State Assignment
- 4. Flip-Flop Input Equation
- 5. Output Equation Determination
- 6. Optimisation
- 7. Technology Mapping

T	Q(t + 1)	Operation
0	Q(t)	No change
1	$\overline{Q}(t)$	Complement





- 3. State Assignment
- 4. Flip-Flop Input Equation $Q(t+1) = Q \oplus T$
- 5. Output Equation Determination
- Optimisation 6.
- Technology Mapping 7.

T	Q(t + 1)	Operation
0	Q(t)	No change
1	$\overline{Q}(t)$	Complement





- 3. State Assignment
- 4. Flip-Flop Input Equation $Q(t+1) = Q \oplus T$
- 5. Output Equation Determination
- Optimisation 6.
- Technology Mapping 7.



T	Q(t + 1)	Operation
0	Q(t)	No change
1	$\overline{Q}(t)$	Complement





• Similar to *SR* Master-Slave Flip-Flop with 11 input inverting internal value

Operation J Q(t+1)K 0 Q(t)No change 0 0 0 Reset 1 1 0 Set $\overline{Q}(t)$ 1 Complement 1





- Follow 8 step design principles
 - Write down the boolean expression
 - Draw the circuit diagram

J	K	Q(t + 1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	$\overline{Q}(t)$	Complement





- 3. State Assignment
- 4. Flip-Flop Input Equation

- 5. Output Equation Determination
- 6. Optimisation
- 7. Technology Mapping

J	K	Q(t + 1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	$\overline{Q}(t)$	Complement





- 3. State Assignment
- 4. Flip-Flop Input Equation $Q(t+1) = J \cdot \overline{Q} + \overline{K} \cdot Q$
- 5. Output Equation Determination
- 6. Optimisation
- 7. Technology Mapping

J	K	Q(t + 1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	$\overline{Q}(t)$	Complement





- 3. State Assignment
- 4. Flip-Flop Input Equation $Q(t+1) = J \cdot \overline{Q} + \overline{K} \cdot Q$
- 5. Output Equation Determination
- 6. Optimisation
- 7. Technology Mapping



J	K	Q(t + 1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	$\overline{Q}(t)$	Complement



Implementation

- * If you have LogicWorks, please practice using LogicWorks
- * If you do not have LogicWorks, please complete the state table with all valid inputs
- Implement *JK* Flip-Flop
 - Is there any other way to implement? What if you cannot use D Flip-Flop?
- Implement T Flip-Flop

