CSCI 150 Introduction to Digital and Computer System Design Lecture 4: Sequential Circuit III



Jetic Gū 2020 Winter Semester (S1)



Overview

- Focus: Basic Information Retaining Blocks
- Architecture: Sequential Circuit
- Textbook v4: Ch5 5.3, 5.4; v5: Ch4 4.2 4.3
- Core Ideas:
 - Latches and Flip-Flops (with Direct Input) 1.
 - 2. Sequential Circuit Analysis

Combinational Logic Circuit Design

• Design Principles

P0

Review

- Knows: fixed-Length input and output
- Knows: input/output mapping relations
- Optimisation: Minimise overall delay







- Cannot handle variable length input
- Cannot store information

P0

Review

Cannot perform multi-step tasks

Combinational Logic Circuit Design





1. Storage Elements circuits that can store binary information

2. State

partial results, instructions, etc.

- 3. Synchronous Sequential Circuit Signals arrive at discrete instants of time, outputs at next time step
- **Asynchronous Sequential Circuit** 4. Signals arrive at any instant of time, outputs when ready



P1 Introduction

- 3. Synchronous Sequential Circuit Signals arrive at discrete instants of time, outputs at next time step
 - Has Clock
- 4. Asynchronous Sequential Circuit Signals arrive at any instant of time, outputs when ready
 - May not have Clock



P1 Flip-Flops

Review: Latches and Flip-Flops SR Latches, D Latches, D Flip-Flops



FID-FIOPS SR Latch with Control Input



- Implemented using \overline{SR} latches

• C acts as an enabler; otherwise the entire circuit functions as an SR latch





- Implemented using \overline{SR} latches
- C: Signals changes to the stored states; D the value to change to SR

С	D	Next state of (
0	X	No change
1	0	$\mathbf{Q} = 0$; Reset s
1	1	$\mathbf{Q} = 1$; Set stat



P1 Flip-Flops

- Latches are **Transparent** input can be seen from outputs while control pulse is 1
- Flip-Flops are not **Transparent** Output state changes require changes of control signal

Flip-Flops





- Constructed using SR latches, left Master, right Slave





- Constructed using SR latches, left Master, right Slave





- Constructed using SR latches, left Master, right Slave





- Constructed using SR latches, left Master, right Slave





- Constructed using SR latches, left Master, right Slave





- Constructed using SR latches, left Master, right Slave





- Constructed using SR latches, left Master, right Slave





- Constructed using SR latches, left Master, right Slave





- Constructed using SR latches, left Master, right Slave





- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C = 1 \rightarrow C = 0$





- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C = 1 \rightarrow C = 0$





- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C = 1 \rightarrow C = 0$





- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C = 1 \rightarrow C = 0$





- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C = 1 \rightarrow C = 0$





- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C = 1 \rightarrow C = 0$





- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C = 1 \rightarrow C = 0$





- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C = 1 \rightarrow C = 0$





- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop): $C = 1 \rightarrow C = 0$





Summary







Sequential Circuit Analysis State Table; State Diagram





- Similar to truth table
 - Input, and Current states
 - Output and Next states





Truth Table

X	Y	Ζ	F
0	0	0	0
0	1	0	1
1	0	0	0
1	1	0	0
0	0	1	0
0	1	1	1
1	0	1	1
1	1	1	1







Present State	X	Y	Next State	F
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
	1	1		





Present State	X	Y	Next State	F
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
	1	1		





Pres Sta	sent ate	X	Y	Next State	F
C		0	0		
C		0	1		
C		1	0		
C		1	1		
		0	0		
1		0	1		
		1	0		
		1	1		





Present State	Χ	Y	Next State	F
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		





Present State	X	Y	Next State	F
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
	1	1		



- When filling the state table, consider CLK = 0
- When CLK = 1, next state becomes current state





Present State	X	Y	Next State	F
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
	1	1		



- When filling the state table, consider CLK = 0
- When CLK = 1, next state becomes current state





Present State	X	Y	Next State	F
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		



- When filling the state table, consider CLK = 0
- When CLK = 1, next state becomes current state





Present State	X	Y	Next State	F
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0		
1	0	1		
1	1	0		
1	1	1		



- When filling the state table, consider CLK = 0
- When CLK = 1, next state becomes current state





Present State	Χ	Y	Next State	F
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0		
1	0	1		
1	1	0		
1	1	1		



- When filling the state table, consider CLK = 0
- When CLK = 1, next state becomes current state





Present State	X	Y	Next State	F
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0	1	1
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



- When filling the state table, consider CLK = 0
- When CLK = 1, next state becomes current state



P2 Analysis

State Table								
Present State A B		X	Y	Next State A B	Z			
0	0	0	0					
0	0	0	1					
0	0	1	0					
0	0	1	1					
0	1	0	0					
0	1	0	1					
0	1	1	0					
0	1	1	1					

- Draw circuit diagram
- Fill the 8 rows



P2 Analysis

State Table								
Present State A B		X	Y	Next State A B	Z			
0	0	0	0					
0	0	0	1					
0	0	1	0					
0	0	1	1					
0	1	0	0					
0	1	0	1					
0	1	1	0					
0	1	1	1					

$D_A = \overline{X}A + XY$ $D_B = \overline{X}B + XA$ Z = XB

- Draw circuit diagram
- Fill the 8 rows





P2 Analysis





• What happens when there are multiple flip-flops?







• What happens when there are multiple flip-flops?

• Does it work with Latches?





- A circuit with one D flip-flop: $D_A = A \oplus X$
- Draw the circuit diagram
- Do the state table

In Class Exercise 1





- A circuit with one *D* flip-flop: $D_A = A \oplus X$
- Draw the circuit diagram
- Do the state table

In Class Exercise 1





P2 Analysis

- A circuit with 2 *D* flip-flops: $D_A = A \oplus B$, $D_B = \overline{B} \cdot X$, $F = \overline{AB}$
- Do the state table

Pr

In Class Exercise 2

esent State		V	Next State		
4	В		Α	В	
)	0	0			
0	0	1			
0	1	0			
0	1	1			
1	0	0			
1	0	1			
1	1	0			
	1	1			

