### CSCI 150 Introduction to Digital and Computer System Design Lecture 4: Sequential Circuit II



Jetic Gū 2020 Winter Semester (S1)



### Overview


- Focus: Basic Information Retaining Blocks
- Architecture: Sequential Circuit
- Textbook v4: Ch5 5.2, 5.3; v5: Ch4 4.2, 5.3
- Core Ideas:
  - 1. Flip-Flops



**P0** Review


### R (Reset)












- Design similar to *SR* latches, but with NANDS
- Functions equivalent to  $S\overline{R}^{R}$  atches with S and R inverted


Latch				
	$\overline{S} \overline{R}$	QQ		
Q	0 1 1 1	$\begin{array}{ccc} 1 & 0 \\ 1 & 0 \end{array}$	Set state	
	1 0 1 1	0 1 0 1	Reset state	
$\overline{\mathbf{Q}}$	0 0	1 1	Undefined	






- Implemented using  $\overline{SR}$  latches
- C: Signals changes to the stored states; D the value to change to SR

С	D	Next state of C
0 1 1	X 0 1	No change Q = 0; Reset s Q = 1; Set stat



**P0** Review




### Latches



### **Flip-Flops** No, flip-flops are not proper shoes, nor shoes




# FID-FIOPS SR Latch with Control Input



- Implemented using  $\overline{SR}$  latches

• C acts as an enabler; otherwise the entire circuit functions as an SR latch



# FID-FIOPS SR Latch with Control Input S

- Implemented using  $\overline{SR}$  latches

R

C S R	Next state of Q
0 X X	No change
1 0 0	No change
1 0 1	Q = 0; Reset state
1 1 0	Q = 1; Set state
1 1 1	Undefined

• C acts as an enabler; otherwise the entire circuit functions as an SR latch






### Latches


- What happens if the control pulse remains active?
- latches are transparent input can be seen from outputs while control pulse is 1


any changes in the data input will change the state of the latch immediately!








### **Problems with Latches**















### **Problems with Latches**


- Transparent: changes happ
  - Time *t*, input changes
  - Time (t, t + 1), output stabilises
  - Time t + 1, output stored in Storage
    Unit




### Problems with Latch

**P1** Flip-Flops


- Transparent: changes happ
  - Time *t*, input changes
  - Time (t, t + 1), output stabilises
  - Time t + 1, output stored in Storage Unit








• Time *t*, clock flips, new input arrives






- Time *t*, clock flips, new input arrives
- Time (t, t + 1): output State<sub>t</sub>







- Time *t*, clock flips, new input arrives
- Time (t, t + 1): output State<sub>t</sub>
  - meanwhile, new inputs arrives; State<sub>t+1</sub> stabilises




- Time t, clock flips, new input arrives
- Time (t, t + 1): output State,
  - meanwhile, new inputs arrives; State<sub>t+1</sub> stabilises
- Time t + 1, clock flips, storage rewritten as  $State_{t+1}$ , new input arrives




- Time *t*, clock flips, new input arrives
- Time (t, t + 1): output State,
  - meanwhile, new inputs arrives; State<sub>t+1</sub> stabilises
- Time t + 1, clock flips, storage rewritten as  $State_{t+1}$ , new input arrives
- Time (t + 1, t + 2): output State<sub>t+1</sub>




- Time t, clock flips, new input arrives
- Time (t, t + 1): output State,
  - meanwhile, new inputs arrives; State<sub>t+1</sub> stabilises
- Time t + 1, clock flips, storage rewritten as  $State_{t+1}$ , new input arrives
- Time (t + 1, t + 2): output State<sub>t+1</sub>








• Time *t*, clock flips, new input arrives







- Time *t*, clock flips, new input arrives
- Time (t, t + 1): output State<sub>t</sub>




- Time *t*, clock flips, new input arrives
- Time (t, t + 1): output State,
  - meanwhile, new inputs arrives; State<sub>t+1</sub> stabilises



- Time *t*, clock flips, new input arrives
- Time (t, t + 1): output State,
  - meanwhile, new inputs arrives; State<sub>t+1</sub> stabilises
- Time t + 1, clock flips, storage rewritten as  $State_{t+1}$ , new input arrives





- Time t, clock flips, new input arrives
- Time (t, t + 1): output State,
  - meanwhile, new inputs arrives; State<sub>t+1</sub> stabilises
- Time t + 1, clock flips, storage rewritten as  $State_{t+1}$ , new input arrives
- Time (t + 1, t + 2): output State<sub>t+1</sub>



-


- Time t, clock flips, new input arrives
- Time (t, t + 1): output State,
  - meanwhile, new inputs arrives; State<sub>t+1</sub> stabilises
- Time t + 1, clock flips, storage rewritten as  $State_{t+1}$ , new input arrives
- Time (t + 1, t + 2): output State<sub>t+1</sub>






- Constructed using SR latches, left Master, right Slave






- Constructed using SR latches, left Master, right Slave






- Constructed using SR latches, left Master, right Slave






- Constructed using SR latches, left Master, right Slave






- Constructed using SR latches, left Master, right Slave






- Constructed using SR latches, left Master, right Slave






- Constructed using SR latches, left Master, right Slave






- Constructed using SR latches, left Master, right Slave







- Constructed using SR latches, left Master, right Slave






- Constructed using SR latches, left Master, right Slave
- Output state changes require  $C = 0 \rightarrow C = 1 \rightarrow C = 0$  (Positive Pulse)
- Also called: **Positive Pulse Triggered** SR (Flip-Flop)






- Negative Pulse Triggered SR (Flip-Flop)





# Implement Positive Pulse Triggered $SR^{\overline{SR}}$



- Implement *SR* Latch with Control Input using  $\overline{SR}$  Latch
- Implement Positive Pulse Triggered SR using SR latch with Control Input









- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop):  $C = 1 \rightarrow C = 0$






- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop):  $C = 1 \rightarrow C = 0$







- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop):  $C = 1 \rightarrow C = 0$






- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop):  $C = 1 \rightarrow C = 0$






- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop):  $C = 1 \rightarrow C = 0$






- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop):  $C = 1 \rightarrow C = 0$






- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop):  $C = 1 \rightarrow C = 0$





- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop):  $C = 1 \rightarrow C = 0$







- Replaces SR master in SR Master-Slave with D master Latch
- Negative Edge Triggered D (Flip-Flop):  $C = 1 \rightarrow C = 0$





**P1** 





**P1** 





**P1** Flip-Flops

