



19.02.20 08:50

CSCI 150

Introduction to Digital and Computer System Design

Lecture 3: Combinational Logic Design VI



Jetic Gū
2020 Winter Semester (S1)

Overview


- Focus: Arithmetic Functional Blocks
- Architecture: Combinatory Logical Circuits
- Textbook v4: Ch4 4.3, 4.7; v5: Ch2 2.9, Ch3 3.10
- Core Ideas:
 1. Subtraction I
 2. VHDL

Review



Unsigned Binary Adder

1-bit Half Adder

- Half adder
input X , Y
output S , C





1-bit Half Adder



1-bit Full Addder

- Full addder
input X , Y , Z ;
output S , C




1-bit Full Adder


- Full adder
input X, Y, Z ;
output S, C
- Half adder1
input X, Y
output S', C'

- Half adder2
input S', Z
output S, C''

$$C = C' + C''$$




n-bit Full Adder



n-bit Full Adder

- Ripple Carry Adder



Unsigned Binary Subtraction I

Unsigned Binary Subtraction

- Input: Minuend and Subtrahend
Previous borrow
- Output: Last borrow, difference

Borrows	
Minuend	10110
Subtrahend	<u>−10011</u>
Difference	

Unsigned Binary Subtraction

- Input: Minuend and Subtrahend
Previous borrow
- Output: Last borrow, difference

Borrows	0
Minuend	10110
Subtrahend	<u>−10011</u>
Difference	

Unsigned Binary Subtraction

- Input: Minuend and Subtrahend
Previous borrow
- Output: Last borrow, difference

Borrows	10
Minuend	10110
Subtrahend	<u>−10011</u>
Difference	1

Unsigned Binary Subtraction

- Input: Minuend and Subtrahend
Previous borrow
- Output: Last borrow, difference

Borrows	110
Minuend	10110
Subtrahend	<u>−10011</u>
Difference	11

Unsigned Binary Subtraction

- Input: Minuend and Subtrahend
Previous borrow
- Output: Last borrow, difference

Borrows	0110
Minuend	10110
Subtrahend	<u>−10011</u>
Difference	011

Unsigned Binary Subtraction

- Input: Minuend and Subtrahend
Previous borrow
- Output: Last borrow, difference

Borrows	00110
Minuend	10110
Subtrahend	<u>−10011</u>
Difference	0011

Unsigned Binary Subtraction

- Input: Minuend and Subtrahend
Previous borrow
- Output: Last borrow, difference

Borrows	000110
Minuend	10110
Subtrahend	<u>−10011</u>
Difference	00011

Unsigned Binary Subtraction

- Input: Minuend and Subtrahend
Previous borrow
- Output: Last borrow, difference

Borrows	000110	Input Output
Minuend	10110	
Subtrahend	– 10011	
Difference	<hr/> 00011	

Unsigned Binary Subtraction

- Input: Minuend and Subtrahend
Previous borrow
- Output: Last borrow, difference

Borrows	000110	Input Output
Minuend	10110	
Subtrahend	– 10011	
Difference	00011	

This method works when the Minuend is greater than the Subtrahend!

Unsigned Binary Subtraction

$$X > Y, F = X - Y$$

- We learned to perform subtraction, by subtracting the smaller number from the greater number

Unsigned Binary Subtraction


- Input: Minuend and Subtrahend
Previous borrow
- Output: Last borrow, difference

Borrows	000110	Input Output
Minuend	10110	
Subtrahend	– 10011	
Difference	00011	

Unsigned 1-bit Binary Subtraction

- Input: Minuend X and Subtrahend Y
Previous borrow Z
- Output: Last borrow B , difference D

	B	Z
Borrows	1	0
Minuend X		0
Subtrahend Y	-	1
Difference D		1



Unsigned 1-bit Binary Subtraction

- Input: Minuend X and Subtrahend Y
Previous borrow Z
- Output: Last borrow B , difference D

	B	Z
Borrows	1	0
Minuend X	0	
Subtrahend Y	-1	
Difference D	1	

Input


Output

X	Y	Z	B	D
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Concept

Unsigned 1-bit Binary Subtraction

- Implementation using 3-to-8 Decoder
 - $B = \Sigma m(1,2,3,7)$
 - $D = \Sigma m(1,2,4,7)$



Unsigned Binary Subtraction

Technology

- 1 bit Unsigned Subtractor

- Input: Minuend and Subtrahend
Previous borrow
- Output: Last borrow, difference


	<i>B</i>			<i>Z</i>	
Borrows	0	0	0	1	1
Minuend <i>X</i>	1	0	1	1	0
Subtrahend <i>Y</i>				1	0
				1	1
Difference <i>D</i>	0	0	0	1	1

Input
Output

Unsigned Binary Subtraction

Technology

- 1 bit Unsigned Subtractor



	<i>B</i>	<i>Z</i>
Borrows	000110	
Minuend $X_{0:n-1}$	10110	
Subtrahend $Y_{0:n-1}$	- 10011	
Difference $D_{0:n-1}$	00011	

Input
Output



Hardware Description Language

VHDL (VHSIC-HDL): Very High Speed Integrated
Circuit Hardware Description Language




What is HDL

- Designing complex circuits using logic circuit diagrams is inefficient
- Hardware Description Language
 - Like programming language, describes hardware structures and behaviours
 - More efficient
 - Common languages
 - Verilog
 - VHDL

Creating a AND1INV model





Creating a AND1 INV model






1. Go to the File menu, select New command. Select Model Wizard and click OK


Creating a AND1 INV model



Creating a AND1 INV model



Creating a AND1 INV model



- This is where you define all inputs and outputs
 - Input: POS
 - Input: NEG
 - Output: Out1

Model Port Interface

Use the controls at right to add pins to the interface list. NOTE: If you are attaching this model to an existing device symbol, the interface list must exactly match the pins on the symbol.

Name	Func	Left	Right
------	------	------	-------

Function

Input
 Output
 Bidirectional

Name

<< Add Single Bit

Vector

Left Bit Number


Right Bit Number

<< Add Vector


>> Remove

Drag and drop to re-order items in the list


Creating a AND1INV model



- This is where you define all inputs and outputs
- Input: POS
- Input: NEG
- Output: Out1



Creating a AND1INV model




Pin Locations ×

You can now specify where on the symbol you would like the pins to be placed. To move pins, just drag and drop between the boxes representing the left, top, right and bottom of the symbol.

Left pins	Top pins (left to right)	Right pins
NEG POS		Out1
	Bottom pins (left to right)	Symbol Label
		AND1INV

4. The programme will ask you for Pin Location assignment. Just click Next.



Creating a AND1INV model

```
library IEEE;
use IEEE.std_logic_1164.all;

entity AND1INV is
port(
    POS : in    std_logic;
    NEG : in    std_logic;
    Out1 : out  std_logic
);
end AND1INV;

architecture arch1 of AND1INV is
begin
    -- Your VHDL code defining the model goes here
end arch1;
```


Creating a AND1INV model

```
library IEEE;
use IEEE.std_logic_1164.all;


entity AND1INV is
port(
    POS : in    std_logic;
    NEG : in    std_logic;
    Out1 : out  std_logic
);
end AND1INV;

architecture arch1 of AND1INV is
begin
    -- Your VHDL code defining the model goes here
end arch1;
```

Port definition here



Creating a AND1INV model



The screenshot shows a VHDL editor window with the following code:


```
library IEEE;  
use IEEE.std_logic_1164.all;  
  
entity AND1INV is  
  
  port(  
    POS : in    std_logic;  
    NEG : in    std_logic;  
    Out1 : out  std_logic  
  );  
  
end AND1INV;  
  
architecture arch1 of AND1INV is  
  
begin  
  -- Your VHDL code defining the model goes here  
  
end arch1;
```

Red annotations highlight the port definition and the internal description area.


Port definition here

Internal description where we implement

The component preview window shows the AND1INV component with inputs NEG and POS, and output Out1. The preview checkbox is checked.




Creating a AND1INV model




```
library IEEE;
use IEEE.std_logic_1164.all;

entity AND1INV is
  port (
    POS : in    std_logic;
    NEG : in    std_logic;
    Out1 : out  std_logic
  );
end AND1INV;

architecture arch1 of AND1INV is
begin
  OUT1 <= POS AND NOT NEG AFTER 1NS;
end arch1;
```



Creating a AND1INV model




```
library IEEE;
use IEEE.std_logic_1164.all;



entity AND1INV is

port (
    POS : in    std_logic;
    NEG : in    std_logic;
    Out1 : out  std_logic
);
end AND1INV;

architecture arch1 of AND1INV is
begin
    OUT1 <= POS AND NOT NEG AFTER 1NS;
end arch1;
```



Creating a AND1INV model





OUT1 <= POS **AND NOT** NEG **AFTER** 1NS;

↑
Transferring

↙ ↘
Boolean Operators

↙ ↘
Things do not happen simultaneously

Creating a AND1INV model





OUT1 <= POS **AND NOT** NEG **AFTER** 1NS;

↑
Transferring

↙ ↘
Boolean Operators

↙ ↘
Things do not happen simultaneously

Run Simulation



I/O Page

Run


Run Simulation

increase value (0 -> 1) decrease value (1 -> 0)





pos	z	+	-	0
neg	z	+	-	0
out1	u	+	-	0

Scripts\IOPanelDefault.html

Timing | VHDL | **I/O Panel**




Run Simulation



Exe1: 1-bit Half Adder

- Create a new component in VHDL called `HalfAdder1`
- Input: X, Y
- Output: S, C
- Don't use `AFTER`



Exe1: 1-bit Half Adder

architecture arch1 of HalfAdder is

begin

```
S <= X XOR Y;
```

```
C <= X AND Y;
```

end arch1;

