



06.02.20 11:54

CSCI 150

Introduction to Digital and Computer System Design

Lecture 3: Combinational Logic Design III



Jetic Gū
2020 Winter Semester (S1)

Overview

- Focus: Logic Functions
- Architecture: Combinatory Logical Circuits
- Textbook v4: Ch3 3.6; v5: Ch3 3.1, 3.4
- Core Ideas:
 1. Terminologies: Value-Fixing, Transferring, Inverting, Enabler
 2. Decoder

Systematic Design Procedures

1. **Specification:** Write a specification for the circuit
2. **Formulation:** Derive relationship between inputs and outputs of the system
e.g. using truth table or Boolean expressions
3. **Optimisation:** Apply optimisation, minimise the number of logic gates and literals required
4. **Technology Mapping:** Transform design to new diagram using available implementation technology
5. **Verification:** Verify the correctness of the final design in meeting the specifications

Systematic Design Procedures

- Hierarchical Design
 - Divide complex designs into smaller functional blocks, then apply the same 5-step design procedures for each block
 - Reusable, easier and more efficient Implementation

Value-Fixing, Transferring, Inverting, Enabler

Elementary Combinational Logic Functions

Value-Fixing, Transferring, and Inverting

- ① **Value-Fixing:** giving a constant value to a wire
 - $F = 0; F = 1;$
- ② **Transferring:** giving a variable (wire) value from another variable (wire)
 - $F = X;$
- ③ **Inverting:** inverting the value of a variable
 - $F = \bar{X}$

Value-Fixing, Transferring, and Inverting

1 ————— $F = 1$

0 ————— $F = 0$

① Value-Fixing

V_{CC} or V_{DD}

————— $F = 1$

————— $F = 0$

① Value-Fixing

X ————— $F = X$

② Transferring

X ————— $F = \bar{X}$

③ Inverting

Concept

Vector Denotation



④ Multiple-bit Function

- Functions we've seen so far has only one-bit output: 0/1
- Certain functions may have n -bit output
- $F(n - 1 : 0) = (F_{n-1}, F_{n-2}, \dots, F_0)$, each F_i is a one-bit function
- Curtain Motor Control Circuit: $F = (F_{\text{Motor}_1}, F_{\text{Motor}_2}, F_{\text{Light}})$

Vector Denotation

$$\begin{array}{ccc} 0 & \text{-----} & F_3 \\ 1 & \text{-----} & F_2 \\ A & \text{-----} & F_1 \\ \overline{A} & \text{-----} & F_0 \end{array}$$



Vector Denotation



④ Multiple-bit Function


Concept

Vector Denotation




④ Multiple-bit Function


Taking part of the Vector



Taking part of the Vector



④ Multiple-bit Function



Enabler

⑤ Enabler



- Transferring function, but with an additional *EN* signal acting as switch

EN	X	F
0	X	0
1	0	0
1	1	1

Enabler

⑤ Enabler

- Transferring function, but with an additional EN signal acting as switch




Enabler

- A building with individual lights $F(3 : 0)$, and individual switches $S(3 : 0)$
 - S_i controls F_i
- Master switch: EN


Enabler

- A building with individual lights $F(3 : 0)$, and individual switches $S(3 : 0)$
 - S_i controls F_i
- Master switch: EN



Enabler

- A building with individual lights $F(3 : 0)$, and individual switches $S(3 : 0)$
 - S_i controls F_i
- Master switch: EN



④ Multiple-bit Function

Example

Summary

- ① **Value-Fixing**
- ② **Transferring**
- ③ **Inverting**
- ④ **Multiple-bit Function**
- ⑤ **Enabler**

Decoding

n -bit input, 2^n -bit output

Decoder

- n -bit input
 - 2^n different combinations
- Decoder
 - n -bit input, $n-2^n$ output
each unique input produces a unique output

1-to-2 Decoder

- Technology
 - 1 x NOT Gate

- 1bit input, 2bits output

A	D ₀	D ₁
0	1	0
1	0	1


1-to-2 Decoder

Technology

- 1 x NOT Gate

- 1bit input, 2bits output

A	D ₀	D ₁
0	1	0
1	0	1



2-to-4 Decoder

Technology

- 2 x NOT Gate
- 4 x 2-input AND Gate

- 2bit input, 4bits output

- $D_i = m_i$

A ₁	A ₀	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

2-to-4 Decoder


Technology

- 2 x NOT Gate
- 4 x 2-input AND Gate

- 2bit input, 4bits output

- $D_i = m_i$

A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



2-to-4 Decoder


Technology

- 2 x NOT Gate
- 4 x 2-input AND Gate

- 2bit input, 4bits output

- $D_i = m_i$

A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



2-to-4 Decoder


Technology

- 2 x 1-to-2 Decoder
- 4 x 2-input AND Gate

- 2bit input, 4bits output

- $D_i = m_i$

A_1	A_0	D_0	D_1	D_2	D_3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1



3-to-8 Decoder

Technology

- 1 x 1-to-2 Decoder
- 1 x 2-to-4 Decoder
- 8 x 2-input AND Gate

- 3bit input, 8bits output

- $D_i = m_i$

A ₂	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

3-to-8 Decoder

Technology

- 1 x 1-to-2 Decoder
- 1 x 2-to-4 Decoder
- 8 x 2-input AND Gate

- 3bit input, 8bits output

- $D_i = m_i$

A ₂	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

3-to-8 Decoder


Technology

- 1 x 1-to-2 Decoder
- 1 x 2-to-4 Decoder
- 8 x 2-input AND Gate

- 3bit input, 8bits output

- $D_i = m_i$

A ₂	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
	0	1	0	1	0	0	0	0	0	0
	1	0	0	0	1	0	0	0	0	0
	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
	0	1	0	0	0	0	0	1	0	0
	1	0	0	0	0	0	0	0	1	0
	1	1	0	0	0	0	0	0	0	1



$$\begin{aligned}
 D_0^3 &= \overline{A_2} D_0^2 \\
 D_1^3 &= \overline{A_2} D_1^2 \\
 D_2^3 &= \overline{A_2} D_2^2 \\
 D_3^3 &= \overline{A_2} D_3^2 \\
 D_4^3 &= A_2 D_0^2 \\
 D_5^3 &= A_2 D_1^2 \\
 D_6^3 &= A_2 D_2^2 \\
 D_7^3 &= A_2 D_3^2
 \end{aligned}$$

3-to-8 Decoder


Technology

- 1 x 1-to-2 Decoder
- 1 x 2-to-4 Decoder
- 8 x 2-input AND Gate

- 3bit input, 8bits output

- $D_i = m_i$

A_2	A_1	A_0	D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7
0	0	0	1	0	0	0	0	0	0	0
	0	1	0	1	0	0	0	0	0	0
	1	0	0	0	1	0	0	0	0	0
	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
	0	1	0	0	0	0	0	1	0	0
	1	0	0	0	0	0	0	0	1	0
	1	1	0	0	0	0	0	0	0	1



3-to-8 Decoder

Incremental Design


- 3bit input, 8bits output

- $D_i = m_i$

A ₂	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
	0	1	0	1	0	0	0	0	0	0
	1	0	0	0	1	0	0	0	0	0
	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
	0	1	0	0	0	0	0	1	0	0
	1	0	0	0	0	0	0	0	1	0
	1	1	0	0	0	0	0	0	0	1

Technology

- 1 x 1-to-2 Decoder
- 1 x 2-to-4 Decoder
- 8 x 2-input AND Gate



4-to-16 Decoder

Incremental Design

Technology

- 1 x 1-to-2 Decoder
- 1 x 3-to-8 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

• $D_i = m_i$

A ₃	A ₂	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	0	1	0	0	0	0	0	0	0
	0	0	1	0	1	0	0	0	0	0	0
	0	1	0	0	0	1	0	0	0	0	0
	0	1	1	0	0	0	1	0	0	0	0
	1	0	0	0	0	0	0	1	0	0	0
	1	0	1	0	0	0	0	0	1	0	0
	1	1	0	0	0	0	0	0	0	1	0
	1	1	1	0	0	0	0	0	0	0	1

A ₃	A ₂	A ₁	A ₀	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅
1	0	0	0	1	0	0	0	0	0	0	0
	0	0	1	0	1	0	0	0	0	0	0
	0	1	0	0	0	1	0	0	0	0	0
	0	1	1	0	0	0	1	0	0	0	0
	1	0	0	0	0	0	0	1	0	0	0
	1	0	1	0	0	0	0	0	1	0	0
	1	1	0	0	0	0	0	0	0	1	0
	1	1	1	0	0	0	0	0	0	0	1

4-to-16 Decoder

Incremental Design

- 4bit input, 16bits output

- $D_i = m_i$

$$D_{0:7}^4 = \overline{A_3} D_{0:7}^3 \quad D_{8:15}^4 = A_3 D_{0:7}^3$$

Technology

- 1 x 1-to-2 Decoder
- 1 x 3-to-8 Decoder
- 16 x 2-input AND Gate

A ₃	A ₂	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	0	1	0	0	0	0	0	0	0
	0	0	1	0	1	0	0	0	0	0	0
	0	1	0	0	0	1	0	0	0	0	0
	0	1	1	0	0	0	1	0	0	0	0
	1	0	0	0	0	0	0	1	0	0	0
	1	0	1	0	0	0	0	0	1	0	0
	1	1	0	0	0	0	0	0	0	1	0
	1	1	1	0	0	0	0	0	0	0	1

A ₃	A ₂	A ₁	A ₀	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅
1	0	0	0	1	0	0	0	0	0	0	0
	0	0	1	0	1	0	0	0	0	0	0
	0	1	0	0	0	1	0	0	0	0	0
	0	1	1	0	0	0	1	0	0	0	0
	1	0	0	0	0	0	0	1	0	0	0
	1	0	1	0	0	0	0	0	1	0	0
	1	1	0	0	0	0	0	0	0	1	0
	1	1	1	0	0	0	0	0	0	0	1

4-to-16 Decoder


Incremental Design

Technology

- 1 x 1-to-2 Decoder
- 1 x 3-to-8 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$



$$D_{0:7}^4 = \overline{A_3} D_{0:7}^3$$

$$D_{8:15}^4 = A_3 D_{0:7}^3$$

4-to-16 Decoder

Recursive Design

- Technology
- 2 x 2-to-4 Decoder
 - 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D_{0:7}^4 = \overline{A_3} D_{0:7}^3 \quad D_{8:15}^4 = A_3 D_{0:7}^3$$

A ₃	A ₂	A ₁	A ₀	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	0	1	0	0	0	0	0	0	0
		0	1	0	1	0	0	0	0	0	0
		1	0	0	0	1	0	0	0	0	0
		1	1	0	0	0	1	0	0	0	0
	1	0	0	0	0	0	0	1	0	0	0
		0	1	0	0	0	0	0	1	0	0
		1	0	0	0	0	0	0	0	1	0
		1	1	0	0	0	0	0	0	0	1

A ₃	A ₂	A ₁	A ₀	D ₈	D ₉	D ₁₀	D ₁₁	D ₁₂	D ₁₃	D ₁₄	D ₁₅
1	0	0	0	1	0	0	0	0	0	0	0
		0	1	0	1	0	0	0	0	0	0
		1	0	0	0	1	0	0	0	0	0
		1	1	0	0	0	1	0	0	0	0
	1	0	0	0	0	0	0	1	0	0	0
		0	1	0	0	0	0	0	1	0	0
		1	0	0	0	0	0	0	0	1	0
		1	1	0	0	0	0	0	0	0	1

4-to-16 Decoder

Recursive Design


Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D_{0:7}^4 = \overline{A_3} D_{0:7}^3 \quad D_{8:15}^4 = A_3 D_{0:7}^3$$



$$D_{0:3}^4 = \overline{A_3} \overline{A_2} D^2$$

$$D_{4:7}^4 = \overline{A_3} A_2 D^2$$

$$D_{8:11}^4 = A_3 \overline{A_2} D^2$$

$$D_{12:15}^4 = A_3 A_2 D^2$$

Concept

4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D_{0:7}^4 = \overline{A}_3 D_{0:7}^3$$

$$D_{8:15}^4 = A_3 D_{0:7}^3$$

4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D^4 = D_{0:15}^4 = [\overline{A_3}D_{0:7}^3; A_3D_{0:7}^3] = [\overline{A_3}D^3; A_3D^3]$$

Bracket: concatenation of vectors

4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D^4 = [\overline{A_3}D^3; A_3D^3]$$

4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

$$D^4 = [\overline{A_3}D^3; A_3D^3]$$

- $D_i = m_i$

$$D^3 = \left[\begin{pmatrix} \overline{A_2}D_0^2 \\ \overline{A_2}D_1^2 \\ \overline{A_2}D_2^2 \\ \overline{A_2}D_3^2 \end{pmatrix}; \begin{pmatrix} A_2D_0^2 \\ A_2D_1^2 \\ A_2D_2^2 \\ A_2D_3^2 \end{pmatrix} \right] = [\overline{A_2} \begin{pmatrix} D_0^2 \\ D_1^2 \\ D_2^2 \\ D_3^2 \end{pmatrix}; A_2 \begin{pmatrix} D_0^2 \\ D_1^2 \\ D_2^2 \\ D_3^2 \end{pmatrix}] = [\overline{A_2}D^2; A_2D^2]$$

4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

$$D^4 = [\overline{A_3}D^3; A_3D^3]$$

- $D_i = m_i$

$$D^3 = [\overline{A_2}D^2; A_2D^2]$$

4-to-16 Decoder

Recursive Design

Technology


- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D^4 = [\overline{A_3}D^3; A_3D^3]$$

$$D^3 = [\overline{A_2}D^2; A_2D^2]$$



4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D^3 = [\overline{A_2}D^2; A_2D^2]$$

$$D^4 = [\overline{A_3}D^3; A_3D^3]$$

4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D^3 = [\overline{A_2}D^2; A_2D^2]$$

$$D^4 = [\overline{A_3}D^3; A_3D^3] = [\overline{A_3}[\overline{A_2}D^2; A_2D^2]; A_3[\overline{A_2}D^2; A_2D^2]]$$

4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D^3 = [\overline{A_2}D^2; A_2D^2]$$

$$\begin{aligned} D^4 = [\overline{A_3}D^3; A_3D^3] &= [\overline{A_3}[\overline{A_2}D^2; A_2D^2]; A_3[\overline{A_2}D^2; A_2D^2]] \\ &= [\overline{A_3}\overline{A_2}D^2; \overline{A_3}A_2D^2]; [A_3\overline{A_2}D^2; A_3A_2D^2] \end{aligned}$$

4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D^3 = [\overline{A_2}D^2; A_2D^2]$$

$$\begin{aligned} D^4 = [\overline{A_3}D^3; A_3D^3] &= [\overline{A_3}[\overline{A_2}D^2; A_2D^2]; A_3[\overline{A_2}D^2; A_2D^2]] \\ &= [\overline{A_3}\overline{A_2}D^2; \overline{A_3}A_2D^2]; [A_3\overline{A_2}D^2; A_3A_2D^2]] \\ &= [\overline{A_3}\overline{A_2}D^2; \overline{A_3}A_2D^2; A_3\overline{A_2}D^2; A_3A_2D^2] \end{aligned}$$

4-to-16 Decoder

Recursive Design

Technology

- 2 x 2-to-4 Decoder
- 16 x 2-input AND Gate

- 4bit input, 16bits output

- $D_i = m_i$

$$D^3 = [\overline{A_2}D^2; A_2D^2]$$

$$\begin{aligned} D^4 = [\overline{A_3}D^3; A_3D^3] &= [\overline{A_3}[\overline{A_2}D^2; A_2D^2]; A_3[\overline{A_2}D^2; A_2D^2]] \\ &= [\overline{A_3}\overline{A_2}D^2; \overline{A_3}A_2D^2]; [A_3\overline{A_2}D^2; A_3A_2D^2]] \\ &= [\overline{A_3}\overline{A_2}D^2; \overline{A_3}A_2D^2; A_3\overline{A_2}D^2; A_3A_2D^2] \\ &= [\overline{A_3}\overline{A_2}; \overline{A_3}A_2; A_3\overline{A_2}; A_3A_2]D^2 \end{aligned}$$

Summary

- What is a decoder
- Truth table of a decoder
- Implementation of 1-to-2, 2-to-4, n -to- 2^n decoder
 - Incremental design
 - Recursive design

1-bit Binary Adder

Using decoder

Binary Addition

Carries Z	11010
Augend X	01101
Addend Y	+00101
Sum	<hr/> 10010


Binary Addition

Carries Z	11010
Augend X	01101
Addend Y	+00101
Sum	<hr/> 10010


1-bit Binary Adder

- Binary Adder
 - Logical functional block that performs addition
- 1-Bit Binary Adder: smallest building block of a multi-bit adder
- Inputs
Augend: X ; Addend: Y ; Previous Carry: Z
- Outputs
Sum bit: S ; next carry: C

1. Specification




2. Formulation



X	Y	Z	S	C
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

2. Formulation



X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Example

2. Formulation

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Sum of Minterms

$$C = \sum m(3,5,6,7)$$

$$S = \sum m(1,2,4,7)$$

3. Optimisation

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Sum of Minterms

$$C = \sum m(3,5,6,7)$$

$$S = \sum m(1,2,4,7)$$

We can use decoders to implement the adder!

3. Optimisation

X	Y	Z	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Sum of Minterms

$$C = \sum m(3,5,6,7)$$

$$S = \sum m(1,2,4,7)$$

We can use decoders to implement the adder!

4. Technology Mapping


Technology

- 1 x 3-to-8 Decoder
- OR Gates

Sum of Minterms

$$C = \Sigma m(3,5,6,7)$$

$$S = \Sigma m(1,2,4,7)$$



4. Technology Mapping


Technology

- 1 x 3-to-8 Decoder
- OR Gates

Sum of Minterms

$$C = \Sigma m(3,5,6,7)$$

$$S = \Sigma m(1,2,4,7)$$



4. Technology Mapping

Technology

- 1 x 3-to-8 Decoder
- OR Gates

Sum of Minterms

$$C = \Sigma m(3,5,6,7)$$

$$S = \Sigma m(1,2,4,7)$$

