

Jetic Gū

1. Handwritten submissions and proprietary formats (e.g. Pages or MS Word) **will not be graded**.
2. Mathematical expressions must be written entirely using LaTeX, otherwise **50%-100%** of marks will be deducted.
3. Circuits must be **tested**. Untested circuits will receive 0.

Submission File structure:

```

submission.zip
  - cmp.v
  - cmp.sim.vwf
  - mem.v
  - mem_ctrl.sim.vwf
  - db_ctrl.sim.vwf
  - reg_array.v
  - reg_array.sim.vwf

```

`cmp.sim.vwf` is 4pt; the rest of the `vwf` files are 2pt each.

Lab 4

1. CMP component. CMP is a special instruction that compares two numbers, and save the result in a special flag register, so it can be used for conditional branching. In ARM, there are 4 flags, however in our ARM16 implementation, we ask you to only implement 3 flip-flops for N, C, Z, while the V flag can be ignored by value-fixing it with 0. You should implement this as a component in `cmp.v`. And show it works with `cmp.sim.vwf`.

1. IO specifications

1. Input: 16bit `Rn_data`;
2. Input: 16bit `Rn_data`;
3. Input: 4bit condition code `cond`;
4. Input 1bit enable `E`;
5. Input 1bit `CLK`;
6. Output: `F`, dependent on `cond` and internal states `N`, `C`, `Z`, `V`.

2. Behaviour

1. When `E == 0`, Internal flip-flops' values (`N`, `C`, `Z`) do not change.
2. When `E <= 1`, perform comparison, update `N`, `C`, `Z` at `CLK`.
3. Condition code and internal state / `F` relationship is as follows:

cond	Label	Condition for F to output 1
0000	EQ	<code>Z == 1</code> (Equal)

cond	Label	Condition for F to output 1
0001	NE	$Z == 0$ (Not Equal)
0010	CS	$C == 1$ (Unsigned greater or equal)
0011	CC	$C == 0$ (Unsigned lesser)
0100	MI	$N == 1$ (Negative)
0101	PL	$N == 0$ (Non-negative)
0110	VS	$V == 1$ (There was overflow)
0111	VC	$V == 0$ (There wasn't overflow)
1000	HI	C and not Z (Unsigned greater than)
1001	LS	not C or Z (Unsigned lessor or equal)
1010	GE	$(N$ and $V)$ or (not N and not V) (greater or equal)
1011	LT	N xor V (less than)
1100	GT	not Z and GE (greater than)
1101	LE	Z or LT (less than)
1110	AL	Always (Condition is always met)
1111	NV	Never (Condition is never met)

2. Memory to Data bus controller. This is a controller for your memory module, for when it is connected to the main data bus.

1. Here are the IOs for this device:

- Bidirectional: 16bit, `db`
- Input: 16bit `DO`, coming from the memory module.
- Output: `WE`, going into the memory module
- Output: 16bit `DI`, going into the memory module.
- Input: 1bit `db_dir`

2. Behaviour

- When `db_dir == 0`, `DI <= db`;
- When `db_dir == 1`, `db <= DO`;
- At any given time, `WE <= db_dir`.

3. Implement this component as `mem_ctrl` inside `mem.v`, include your 16bit memory unit in it as well. Show it tested alongside your memory component in `mem_ctrl.sim.vwf`.

3. Data bus controller. This is a controller for your bidirectional data bus, using which you can control the direction in which information traverses. More specifically, the following functionalities need to be supported:

1. The ability to direct ALU output to the register array;
2. The ability to send a register value to the data bus;
3. The ability to send the value on the data bus to the register array.

1. Here are the IOs for this device:

- Bidirectional: 16bit, `db`
- Input: 16bit, `ALU`, computational result from ALU
- Input: 16bit, `Rx_data`, from Register array
- Input: 1bit `db_dir`
- Output: 16bit, `Rd_data`

2. Behaviour:

- When `db_dir == 0`, `db <= Rx_data`; `Rd_data <= ALU`
- When `db_dir == 1`, `Rd_data <= db`;

3. Requirement

- Implement this component as in `db_ctrl` in your `mem.v` so you can test it.
- Show this component tested alongside your memory module and `mem_ctrl`, and in `db_ctrl.sim.vwf`.

4. Register Array Modification

1. Add an additional input D3 bus `Rx` and output `Rx_data` to your register array, such that `Rx_data` receives value from register selected by `Rx`.
2. Add an additional output named `PC`, that always outputs the value from Register number 7.
3. Modify your register array, such that register number 7 (`PC`) can:
 1. When `Rd == 7`, receives new value from `Rd_data`;
 2. When `Rd != 7`, instead of not receiving updates, has its value increased by 1.
 3. The above should only occur at `CLK` when `Rw == 1` and `Reset != 1`.
 4. Add another D16 output `PC`, always showing the data stored in R7.
4. This component should be implemented in `reg_array.v`, and you should show it tested in `reg_array.sim.vwf`.