




CSCI 250

Introduction to Computer Organisation Lecture 1: Beyond Integer Arithmetics III



Jetic Gū

Overview

- Focus: Course Introduction
- Architecture: Logical Circuits
- Textbook: LW Chapter 7
- Core Ideas:
 1. VHDL, Binary Adder
 2. Lab 1 Part 2: Adder-Subtractor

Verilog Hardware Description Language

What is HDL

- Programming Languages: e.g. Python, C, C++
 - Compiles/Interprets to machine code
 - Executed sequentially by a CPU
- Hardware Description Language: VHDL, Verilog
 - Describes hardware logic, how gates are connected
 - Loaded onto FPGA board, fully parallel (because it's a real circuit)

HDL IDE Platforms

- AMD Xilinx
 - [Chipset] Spartan 6-: ISE Suite
 - [Chipset] Spartan 7+: Vivado
- Intel Altera FPGA: Quartus Prime
- This is the industry standard, not as easy to get into

Previous: Register Transfer Operations (VHDL Syntax)

	Operator	Example		Operator	Example
Assignment	<code><=</code>	<code>ax <= 12h</code>	Bitwise AND	<code>and</code>	<code>ax and bx</code>
Reg. Transfer	<code><=</code>	<code>ax <= bx</code>	Bitwise OR	<code>or</code>	<code>ax or bx</code>
Addition	<code>+</code>	<code>ax + bx</code>	Bitwise NOT	<code>not</code>	<code>not ax</code>
Subtraction	<code>-</code>	<code>ax - bx</code>	Bitwise XOR	<code>xor</code>	<code>ax xor bx</code>
Shift Left	<code>sll</code>	<code>ax sll 2</code>	Vectors		<code>ax(3 down to 0)</code>
Shift Right	<code>srl</code>	<code>ax srl 2</code>	Concatenate	<code>&</code>	<code>ax(7 down to 4) &ax(3 down to 0)</code>


Register Transfer Operations (Verilog Syntax)

	Operator	Example
Assignment	=	wire [7:0] x = 8'b10101010;
Reg. Transfer (cont' assign')	assign =	assign out = a & b;
Addition	+	a + b
Subtraction	-	a - b
Shift Left	<<	a << 3
Shift Right	>>	b >> 2

	Operator	Example
Bitwise AND	&	a & b
Bitwise OR		a b
Bitwise NOT	~	~b
Bitwise XOR	^	a ^ b
Vectors	[3:0]	a[3:0]
Concatenate	{a, b}	c = {a, b}

Previous: 16bit Adder

- Create a new component in VHDL called `HalfAdder1`
- Input: X, Y
- Output: S, C
- Don't use `AFTER`



Previous: 1-bit Half Adder


architecture arch1 of HalfAdder is

begin


```
S <= X XOR Y;
```

```
C <= X AND Y;
```

end arch1;




1bit Binary Adder





Working directory must be **local**, cannot be OneDrive or a network directory

Recommendation: **no space** in working directory



Project name should begin with a **letter**, **no space**



1bit Binary Adder




1 bit Binary Adder



3. I will use Cyclone IV E family, and device EP4CE6F17I7, as this is the board I have. For the class, this isn't important, any one should be OK

1 bit Binary Adder



```
module adder16(  
    input  [15:0] x,  
    input  [15:0] y,  
    input                    z,  
    output [15:0] s,  
    output                    c  
);  
    assign {c, s} = x + y + z;  
endmodule
```

1 bit Binary Adder

```
module adder16(  
    input  [15:0] x,  
    input  [15:0] y,  
    input                z,  
    output [15:0] s,  
    output                c  
);  
    assign {c, s} = x + y + z;  
endmodule
```



- In Verilog, the syntax is very similar to C/C++
- Every `module` (component) starts with the name and its interface definition

1 bit Binary Adder



```
module adder16(  
    input  [15:0] x,  
    input  [15:0] y,  
    input                z,  
    output [15:0] s,  
    output                c  
);  
    assign {c, s} = x + y + z;  
endmodule
```

- This is continuous assignment
- The stuff you write this way is part of a combinational logic circuit, and will be executed in full parallel



1 bit Binary Adder






Running Simulation



Running Simulation



Running Simulation



Master Time Bar: 0 ps

	Name	Value at 0 ps
	c	B X
	▶ s	B XXXXXXXX...
	▶ x	B 00000000...
	▶ y	B 00000000...
	z	B 0


Running Simulation




On the line where it begins with `vsim`, do this:

1. after `vsim`, remove `-novopt` option
2. after `vsim`, add `-voptargs="+acc"`
3. save

```
vlog -work work waveform.vwf.vl
vsim -voptargs="+acc" -c -t 1ps -L
vcd file -direction adder16.msim.v
```



Running Simulation



LAB 1 Part 2

A Verilog Exercise

LAB 1 Part 2

A Verilog Exercise

- Task 1: Implement `adder16.v`
- You must show `adder16` working in `adder16.sim.vwf`

LAB 1 Part 2

A Verilog Exercise

- Task 1: Implement `adder16.v`
 - 16bit X, Y input; 1bit Z input
 - 16bit S output; 1bit C output
- You must show `adder16` working in `adder16.sim.vwf`

LAB 1 Part 2

A Verilog Exercise

- Task 2: Implement `addsub16.v`
 - 16bit X, Y input; 1bit AS input
 - 16bit O output; 1bit C output
- You must show `addsub16` working in `addsub16.sim.vwf`