Jetic Gū

- 1. Handwritten submissions and proprietary formats (e.g. Pages or MS Word) will not be graded.
- 2. Mathematical expressions must be written <u>entirely</u> using LaTeX, otherwise **50%-100%** of marks will be deducted.
- 3. Circuits must be tested. Untested circuits will receive 0.

Submission File structure:

```
submission.zip
todo
```

Todo.

Lab 5 (under construction)

ARM16 Specification

1. Introduction

This document details the specification of a ARM16 CPU, simplified from the 32bit ARMv7 Thumb specification.

2. Instruction list

ARM doesn't have fixed lengths for OPCODE. In the context of our ARM16, all instructions are 16bit. Briefly, the different kinds of operations could be determined from the first few digits of the instruction

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OPCOL)E					Other o	perand	S							

Opcode	Instruction Encoding	
00xxxx	Register/Immediate: Arithmetic Operations	AU operations and CMP
010000	Register: Logical Operations	LU operations
010001	Special Register data instructions*	Don't care
01001x	Memory Load: from Literal Pool (PC with Offset)	MEM
0101xx 011xxx 100xxx	Memory Load/Store (Single address)	MEM
1010XX	Relative Address calculation*	Don't care
1011xx	Misc*	Don't care
1100xx	Memory Load/Store (Blocks)*	Don't care

Opcode	Instruction Encoding	
1101xx	Conditional branch: if-triggered subroutine/goto	В
11100x	Unconditional branch: jump	В
11111x	Do nothing	Idle

1. Register/Immediate: Arithmetic Operations:

Shifting (not required):

ОР	Instruction	Assembly	See
00000	Logical Shift Left	-	Don't care
00001	Logical Shift Right	-	Don't care
00010	Arithmetic Shift Right	-	Don't care

Addition/Subtraction format:

OP	Md	Inst	tructio	n	1	Assem	bly			:	See				
00011	00	Adc	lition		Ì	ADDS <	<rd>,</rd>	<rn>,</rn>	<rm></rm>		Rd_dat Rn_dat		Rm_dat	a	
00011	01	Sub	otraction	n	:	SUBS <	<rd>,</rd>	<rn>,</rn>	<rm></rm>		Rd_dat Rn_dat		Rm_dat	ta	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	Mode	(Md)	Rm			Rn			Rd		

Addition/Subtraction with Imm3 format:

ОР	Md	Insti	ructio	n		Assem	bly			;	See				
00011	10	Addi	tion (Ir	nmedia	ate)	ADDS ·	<rd>,</rd>	<rn>,</rn>	# <imn< th=""><th></th><th>Rd_dat Rn_dat</th><th></th><th>Imm (2</th><th>downto</th><th>0)</th></imn<>		Rd_dat Rn_dat		Imm (2	downto	0)
00011	11	Subt diate		ר (Imm	e-	SUBS ·	<rd>,</rd>	<rn>,</rn>	# <imn< th=""><th></th><th>Rd_dat Rn_dat</th><th></th><th>Imm (2</th><th>downto</th><th>0)</th></imn<>		Rd_dat Rn_dat		Imm (2	downto	0)
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	1	1	Mode	e (Md)	lmm3			Rn			Rd		

MOV:

ОР	Instruction	Assembly	See
00100	Move	MOVS <rd>, #<imm8></imm8></rd>	Rd_data <= Imm

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	0	Rd			lmm8							

CMP (Compare), Immediate:

OP	In	structi	on		Ass	embly				Se	e				
00101	C	ompare)		CMP	<rn>,</rn>	, # <in< th=""><th>nm8></th><th></th><th>СМ</th><th>IP Rn_</th><th>data,</th><th>Imm</th><th></th><th></th></in<>	nm8>		СМ	IP Rn_	data,	Imm		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	1	Rn			lmm8							

Addition/Subtraction, with Imm8 format:

OP	In	structi	ion		Ass	embly				S	ee					
00110	A	dd 8bit	s of imr	nediate	, ADD	S <rdı< th=""><th>n>, #•</th><th><imm8></imm8></th><th>></th><th></th><th>_</th><th>ta <= ta +</th><th></th><th></th><th></th><th></th></rdı<>	n>, #•	<imm8></imm8>	>		_	ta <= ta +				
00111			d Subtr mmedia		SUBS	S <rdı< th=""><th>n>, #<</th><th><imm8></imm8></th><th>></th><th colspan="7">Rdn_data <= Rdn_data - Imm</th></rdı<>	n>, #<	<imm8></imm8>	>	Rdn_data <= Rdn_data - Imm						
15	14	13	12	11	10	9	8	7	6	5	4	3	8 2	2	1	0
0	0	1	1	х	Rdn			lmm8								

2. Register: Logical Operations

Logical operations all starts with 010000.

ОрА	ОрВ	Instruction	Assembly	See
010000	0000	Bitwise AND	ANDS <rdn>, <rm></rm></rdn>	Rdn_data <= Rdn_data and Rm_data
010000	0001	Bitwise Exclusive OR	EORS <rdn>, <rm></rm></rdn>	Rdn_data <= Rdn_data xor Rm_data
010000	0010	Logical Shift Left	-	Don't care
010000	0011	Logical Shift Right	-	Don't care
010000	0100	Arithmetic Shift Right	-	Don't care
010000	0101	Add with Carry	-	Don't care
010000	0110	Subtract with Carry	-	Don't care
010000	0111	Rotate Right	-	Don't care

ОрА	ОрЕ	3	Instr	uction					1	Assemb	bly	Se	е				
010000	100	D	Test							-		Do	n't care	9			
010000	100 ⁻	1	Reve	erse Su	btract	from 0				-		Do	n't care	9			
010000	101	D	Com	pare R	egister	S				CMP <r <rm></rm></r 	n>,		P Rn_ _data				
010000	101	1	Com	pare N	egative	Ð				-		Do	Don't care				
010000	1100)	Bitwi	se OR						ORRS < <rm></rm>	Rdn>,	Rd	n_dat n_dat _data	a or			
010000	110	1	Multi	ply Two	Regi	sters				-		Do	n't care	9			
010000	1110)	Bitwi	se Bit (Clear					-			Don't care				
010000	1111	l	Bitwise NOT							MVNS < <rm></rm>	Rd>,		_data t Rm_				
15	14	13	12	12 11 10 9 8 7						6 5 4			2	1	0		
0	1	0	0 0 0 Opcode B							Rm		Rdn (Rd, Rn)					

3. Memory Load: from Literal Pool (PC with Offset)

This category has 1 instruction.

Opcode	e Ir	nstruct	ion						Assem	bly		See				
01001	01001 Calculates an address from PC (R7), apply immediate offset and save it in target register								LDR <rt>, Rt_data <= #<imm8> PC_data + Imm</imm8></rt>							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	1	0	0	1	Rt			Imm8	3							

4. Memory Load/Store (Single address)

This category has 4 instructions that needs to be included.

ОрА	ОрВ	Instruction	Assembly	See
0101	000	Store Register	STR <rt>, [<rn>, <rm>]</rm></rn></rt>	MEM <rn_data +="" rm_data=""> <= Rt_data</rn_data>
0101	001	Store Register Halfword		Don't care
0101	010	Store Register Byte	_	Don't care
0101	011	Load Register Signed Byte	-	Don't care

ОрА	ОрВ	Instru	ction				Asse	mbly			See							
0101	100	Load I	Registe	ər			LDR <rm></rm>		[<rn]< th=""><th>>,</th><th>Rt_d MEM<</th><th></th><th></th><th>+ Rm</th><th>_data</th><th>1></th></rn]<>	>,	Rt_d MEM<			+ Rm	_data	1>		
0101	101	Load I	Registe	er Halfv	vord		-				Don't care							
0101	110	Load I	Registe	er Byte			_		Don't care									
0101	111	Load I	Registe	er Sign	ed Hal	fword	-				Don't care							
15	14	13	12	11	10	9	8 7 6 5			5 4 3 2 1			1	0				
0	1	0 1 OpB							Rt									

ОрА	ОрВ	Instru	uction				Asser	nbly		:	See						
0110	0	Store	Regist	er (Imr	nediate	e)	STR < # <imr< th=""><th><rt>, n5>]</rt></th><th>[<rn></rn></th><th></th><th colspan="6">MEM<rn_data +="" imm=""> <= Rt_data</rn_data></th></imr<>	<rt>, n5>]</rt>	[<rn></rn>		MEM <rn_data +="" imm=""> <= Rt_data</rn_data>						
0110	1	Load	Regist	er (Imn	nediate)	LDR < # <imr< th=""><th><rt>, n5>]</rt></th><th>[<rn></rn></th><th></th><th colspan="6">Rt_data <= MEM<rn_data +="" imm=""></rn_data></th></imr<>	<rt>, n5>]</rt>	[<rn></rn>		Rt_data <= MEM <rn_data +="" imm=""></rn_data>						
15	14	13	12	11	10	9	8 7 6 5				4	3	2		1	0	
0	1	1	0	ОрВ	lmm5					Rn			Rt				

OpA == 0111, 1000, 1001 are not required hence can be treated as don't care.

5. Conditional branch: if-triggered subroutine/goto

Ор	Instru	ction				Ass	embly			See	See						
1101	Conditional Branch						ond <. imm8>	label>)	>	If condition is met, PC <= Imm							
15	14 13 12 11 10					9	8	7	6	5	4	3	2	1	0		
1	1	0	1	cond				lmm8									

6. Unconditional branch: jump

Ор	Instr	uctior	n			Ass	embly			See	See							
11100	Unconditional Branch						label: imm11:			PC	PC <= Imm							
15	14 13 12 11 10				9	8	7	6	5	4	3	2	1	0				
1	1	1	0	0	lmm11													

7. Idle (Do nothing)

The CPU does nothing when the instruction is idle.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	1	1	don't (care									

3. Separation of Main Memory and Instruction Cache

The ARM16 CPU mentioned here will have its main memory separated from the instruction cache. I've decided that it's more efficient for us to implement the CPU like this, without having to deal with the nuances of implementing a complex hardware cache.

The Main Memory should be connected to the datapath through a single D16 bus db, where the direction of information and whether information from db should be stored in the main memory is also controlled using db_dir. The memory module should be 16bit addressable (every word is 16bit, every address retrieves 16bit of data), with 16bits for address.

The instruction cache is a read-only memory unit. You can use the same specification for your main memory module, or an ROM unit. The choice is yours. The instruction cache should receive address from PC (R7 register) directly.

4. Register Array

Your CPU needs to contain 8 general-purpose registers. Among the 8 GPRs, R0-R6 do not have special roles, and R7 is your Programme Counter. Your register array should be implemented such that at every CLK when the whole array has Rw==1, if R7 is not receiving a new value from the ALU or db, R7's value should increase by 1 on its own.

5. Pipeline Requirements

Your ARM16 CPU can be designed with pipeline. The standard pipeline that can be followed here is the classic 3 stage model:

1. Fetch

A new instruction is fetched into the Instruction Register

2. Decode

Your instruction decoder takes the value from the **Instruction Register** as input, then generates the appropriate **Control Word** (of your design) to your ALU, your mem_ctrl, your db_ctrl, etc., and store the control word in a special **Control Word** register. <u>Retrieved register data</u> may also be stored in the **Control Word** register.

3. Execute

Your ALU, mem_ctrl, and db_ctrl executes the instruction according to your control word, then updates the register array accordingly.

Important: if the instruction is Branch (B), or any instructions that might require stalling, to successfully im-

plement the pipeline, you must implement a mechanism to stall individual stages as they become necessary.

Notably:

- 1. stalling for branching: all instructions after a B instruction must be stalled before continuing, allowing the potentially new PC to be correctly calculated and loaded.
- stalling for register values: if the instruction currently being executed needs to change the content in the register array (excluding PC which requires a B instruction to change it's value from the compiler/ assembler level), the Decoding of the next instruction should be stalled, to prevent incorrect values from the register array from being retrieved.
- 3. alternatively to point 2, if you can modify the pipeline to get rid of the necessity of doing so, you may also do so.

6. Assembler Requirement

TODO

7. Grading

Students who have successfully implemented a pipeline, in addition to correct submission of an assembler will receive A+ in this course, without the need of attending the final exam.

Otherwise, the grading of this Lab will be divided into the following:

- 1. Successful implementation of an Instruction Decoder (2pt)
- 2. Successful implementation of the ALU, by assembling address calculation, the Arithmetic Unit, the Logical Unit, and CMP module, connecting it to the main memory module and show that it works (1pt)
- 3. Successful implementation of the Instruction Cache, and register array (1pt)
- 4. Successful integration of the above 3 (3pt), by way of testing the implementation with a programme assembled by the reference assembler.
- 5. Correctly implemented the assembler as required (3pt).