## CSCI 250 Introduction to Computer Organisation Lecture 3: CPU Architecture II



Jetic Gū 2024 Fall Semester (S3)



## Overview

- Architecture: von Neumann
- Textbook: LCD: 9.7; CO: 2.1
- Core Ideas:
  - 1. ARM Registers
  - 2. Memory Operations
  - 3. Lab 3 Part 1: Register Array Implementation

**P1 ARM Register** 

**ARM Registers** 

# **ARM system registers**

- access
- R0 R6: GPR; R8-R10: GPR;
- R7: Holds system call number
- R11 aka FP: Frame Pointer
- R12-R15 and CPSR: special purpose registers
  - R12: for temporary values, not important to us

• In a normal 32bit ARM CPU, we have 16+1 registers that users can directly



- What are system calls?
  - System calls are a security feature
  - System calls separates user-space instructions and privileged instructions
  - system call to perform

• E.g. changing the system time is a privileged instruction, it requires a



- What other instructions are protected (privileged)?
  - I/O instructions
  - Context switching
  - Clear/Allocate memory
  - Accessing OS managed resources (filesystems etc.)
  - Basically, anything that can cause your system to crash/freeze, or compromise security



- provided by the Operating System as **System Call functions** (Linux system calls<sup>1)</sup>
- Switching modes:
  - write are executable in user-mode
  - - The OS switches to **privileged mode** (kernel mode)
    - programme can access, then exits the kernel mode
    - Your programme resumes
- 1. https://man7.org/linux/man-pages/man2/syscalls.2.html

• Protected instructions cannot be programmed by a normal user, instead, relative functionalities are

• Normally, your programme (like a C user programme) will run in **user-mode**, all instructions you

• When you need to e.g. access files in the hard drive, you use a system call function to do so.

• The OS accesses the file for your programme, saves the data at memory addresses that your



- Does switching modes compromise performance?
  - the OS
- Are system calls common?
  - calls<sup>1</sup>

1. You can use strace in Linux to check every system call a programme uses

• A little. Common system call codes can always be stored in the main memory, some very common ones can even be cached. This is managed by

• Extremely. But it also depends on your choice of programming language and compiler. E.g., a simple Hello World could use more than 50 system



- So what does R7 do?
- As seen in the Linux example, system calls are numbered
- R7 helps keep track of which system call is currently being executed
- This helps the OS determine when and how to get in and out of kernel mode



- So what does R7 do?
- As seen in the Linux example, system calls are numbered
- R7 helps keep track of which system call is currently being executed
- This helps the OS determine when and how to get in and out of kernel mode
- You will learn a bit more in an OS course. We don't have to look too hard into these



## R11: Frame Pointer & **R13: Stack Pointer**

• In short, frames are whole blocks of memory

**P1** 

**ARM Register** 

- restrictions, control dynamic memory allocation for the operating system
- SP points to the next memory block that is free, allowing for rapid memory allocation
- access
- these

• By dividing memory regions into blocks, this make it easier to manage access

• FP points to the current memory block being used, allowing for rapid memory

• You will learn a bit more in an OS course. We don't have to look too hard into



### P1 ARM Register

# R14: Link register

- A register that holds the address to a subroutine's return
- When you call a function, a subroutine is created. R14 is used to store the return value's address. Yes, going in and out of a subroutine is also managed by the OS



## ARM Register R15: Programme Counter

- This is very very important
- A programme counter is where the address of instructions we are executing gets stored
- Specific to ARM, it stores the address of the **Next** instruction to be executed (Think: why is it not the current one?)
- After every CPU cycle, instruction from PC is retrieved, so at the next cycle, we can start execution directly



## ARM Register Our 16bit ARM thumb CPU

- For simplicity, we'll do things a bit differently from 32bit ARM CPU
- We need only 8 registers, with R7 being PC
- R0-R6 are just normal GPR, no need for specific functionalities
- We also need an Instruction Register, this is outside of the Register Array (not user accessible). We'll discuss this in a future lecture



**P2** Memory Instruct.

## Memory Operations

### There are 3 Types of Memory **P2** Memory Instruct. **Operations in ARM 16bit thumb**

- Single Data Item Load/Store
  - A memory address is stored in a register
- Load based on PC address
  - Retrieve from an address relative to Programme Counter
- Multiple Register Load/Store
- GPR in our 16bit thumb CPU)

• For our example, let's assume register number 7 is PC (since we only have 8





# Single Data Item Store

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	0	0	0		Rm			Rn			Rt	

- OPa: 0101, OPb: 000 ARM instructions in this case has two parts in its opcode
- STR Rt, Rn, Rm
  - Calculates an address from a base register value and an offset, stores a word from a register to memory.
  - Base register: Rn; Source register: Rt; Offset: Rm;
  - Remember, in a 16bit system, a full word is 16bit

1. <u>https://developer.arm.com/documentation/ddi0406/c/Application-Level-Architecture/Instruction-Details/Alphabetical-list-of-instructions/STR--register-?lang=en</u>



### **P2** Memory Instruct.

# Single Data Item Store

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	0	0	0		Rm			Rn			Rt	

- **OPa:** 0101, **OPb:** 000 ARM instructions in this case has two parts in its opcode
- STR Rt, Rn, Rm
  - e.g. 0101 000 011 010 000 OPa OPb Rm Rn Rt
  - Final memory address: FF03h (Rn + Rm)Value to be stored to memory: FF07h (Rt)
- 1. <u>https://developer.arm.com/documentation/ddi0406/c/Application-Level-Architecture/Instruction-Details/Alphabetical-list-of-instructions/STR--register-?lang=en</u>

R7	0000h	*PC
R6	0000h	Normal GPF
R5	0000h	Normal GPF
R4	0000h	Normal GPF
R3	0003h	Normal GPF
<b>R2</b>	FF00h	Normal GPF
<b>R1</b>	0000h	Normal GPF
R0	FF07h	Normal GPF



### **P2** Memory Instruct.

# Single Data Item Store

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	0	0	0		Rm			Rn			Rt	

- Why offset?
- For example, in C: int a[100];
  - - For byte addressable memory, thats 200 addresses (e.g. 0001h to 00C8h)
    - (e.g. from 0001h to 0064h, &a == 0001h)
  - another register (base), then access address a+i
- 1. Our system is 16bits, recall in lab 2, the memory you implemented was not byte addressable, each word is 16bit

• C memory allocation is continuous, this allocates 100 words' space in the main memory

• For our case, if our main memory's word length is 16bits, then that's 100 addresses

When you are accessing a[i], you have to store i in a register (offset), the address for a in





- CPU cycle on performing offset addition
- relative to a page address, making offset even more useful

## Single Data Item Store

8	7	6	5	4	3	2	1	0
	Rm			Rn			Rt	

• An offset makes accessing memory easier, instead of having to waste another

• The actual use case is far more complicated, your Operating System uses Pages to manage virtual memory, individual variables' address are also





# Single Data Item Load

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	1	1	0	0		Rm			Rn			Rt	

- **OPa:** 0101, **OPb:** 100 ARM instructions in this case has two parts in its opcode
- LDR Rt, Rn, Rm
  - Calculates an address from a base register value and an offset, loads a word from a memory to register.
  - Base register: Rn; Target register: Rt; Offset: Rm;
  - Notice the roles of register arguments are different from STR
- 1. <u>https://developer.arm.com/documentation/ddi0406/c/Application-Level-Architecture/Instruction-Details/Alphabetical-list-of-instructions/LDR--register-Thumb-?</u> lang=en





- **OPa:** 0110, **OPb:** 0 Opcode
- STR Immediate, Rn, Rt

  - Base register: Rn; Source register: Rt; Offset: Immediate;
- 1. <u>https://developer.arm.com/documentation/ddi0406/c/Application-Level-Architecture/Instruction-Details/Alphabetical-list-of-instructions/STR--immediate--</u> Thumb-?lang=en

#### Single Data Item Store with Immediate 3 6 2 0 8 5 1 Immediate Rn Rt

ARM instructions don't necessarily always have the same number of bits for

### Calculates an address from a base register value and an offset, stores a word from a register to memory. The offset is a 5bit Immediate value



#### Single Data Item Store **P2** Memory Instruct. with Immediate 15 13 12 11 10 14 9 3 2 0 8 6 5 1 4 Immediate Rn Rt 0 0 ()

- OPa: 0110, OPb: 0 ARM instructions don't necessarily alw
- STR Immediate, Rn, Rt
  - e.g. 0110
    OPa
    OPb
    OPb<
  - Final memory address: FF04h
     (Rn + \$(Imm5))
    Value to be stored to memory: FF07
     (Rt)
- 1. <u>https://developer.arm.com/documentation/ddi0406/c/Application-Level-Architectur</u> <u>Thumb-?lang=en</u>

ARM instructions don't necessarily always have the same number of bits for Opcode

	<b>R7</b>	0000h	*PC
	R6	0000h	Normal GP
	R5	0000h	Normal GP
	R4	0000h	Normal GP
	R3	0000h	Normal GP
	<b>R2</b>	FF00h	Normal GP
'n	R1	0000h	Normal GP
	R0	FF07h	Normal GP
<u>re/Instructio</u>	n-Detai	s/Alphabetical-list-of-instructions/	STRimmediat





- Why Immediate?
- For example, in C: int a, b;
  - virtual memory page or just on physical memory.

1. Our system is 16bits, recall in lab 2, the memory you implemented was not byte addressable, each word is 16bit

#### Single Data Item Store with Immediate 3 2 0 6 8 5 Immediate Rn Rt

• In this case, the memory address for a and b could be fixed, either in a

• In reality, a computer is incapable of distinguishing labels a and b, instead an offset relative to the data segment address of that programme is used





- The Instruction Segment of a programme in the main memory stores the **binary instructions of this programme.** This is usually **read-only**, as programmes don't change their own code on the fly
  - This is often cached or queued\*
- The **Data Segment** of a programme contains variables, data structures, etc.
- 1. Depends on CPU implementation, for our ARM implementation, we don't need to worry about this

#### Single Data Item Store with Immediate 2 6 3 8 5

Rn

add inst seg **Instruction Segment** 

0

1

Rt

add data seg

**Data Segment** 





- Example 1: you have a C programme, in the main function, you declared: int a=0, b=0;
  - In this case, two slots in the data segments are created, and allocated to a and b separately
  - Their addresses &a == add data seg + 0;&b == add data seg + 1;
  - You can access these variables faster using immediate store and load, where imm5 can be 0 or 1

# Single Data Item Store

## with Immediate

8	7	6	5	4	3	2	1	0
edia	ate			Rn			Rt	

• • •

add inst seg **Instruction Segment** 

### add data seg add data seg + 1 add data seg + 2

**Data Segment** 





- Example 2: C++ class and C struct
  - Both C and C++ allocates a fixed amount of memory for each class or struct object/instance
  - For example: struct boo { int a; int b; } q;
  - q.a and q.b will have memory addresses like<sup>1</sup> aq and aq + 1
- 1. gcc/clang has some weird techniques that may cause some differences across different versions and optimisation levels

## Single Data Item Store with Immediate

8	7	6	5	4	3	2	1	0
edia	ate			Rn			Rt	

add inst seg **Instruction Segment** 

add data seg

**Data Segment** 





- **OPa:** 0110, **OPb:** 1 OPb controls whether it's load or store
- LDR Immediate, Rn, Rm
  - word from memory to register.
  - Base register: Rn; Target register: Rt; Offset: Rm;
- 1. <u>https://developer.arm.com/documentation/ddi0406/c/Application-Level-Architecture/Instruction-Details/Alphabetical-list-of-instructions/STR--immediate--</u> Thumb-?lang=en

#### Single Data Item Load with Immediate 3 2 8 6 5 1 Rn Rt

Calculates an address from a base register value and an offset, loads a



0

## Memory Instruct. Single Data Item Load/Store

орА	opB 000 001 - 011 100 101 - 111 0xx	
	000	
1010	001 - 011	Store
	100	
	101 - 111	Load
0110	Oxx	
	1xx	
0111, 1000, 1001	_	

- 1. We do not implement these
- 2. SP stands for Stack pointer, a special register that we do not use in our implementation

Instructions

Store register (STR)

Half-Word (32bit system), Store Byte, Signed Byte<sup>1</sup>

Load register (LDR)

Half-Word (32bit system), Store Byte, Signed Byte<sup>1</sup>

Store register (STR, Immediate)

Load register (LDR, Immediate)

Store/Load Byte, Halfword<sup>1</sup>, SP<sup>2</sup>



**P3** Lab 3 P1

## Lab 3

## Implementation of a Register Array

• Part 1:

**P**3

Lab 3 P1

- Implement a 16bit Register Cell (CSCI150)
- Implement 8-to-1 16bit Multiplexers (VHDL, we'll talk about it this Friday)
- Implementing the Register Array (Circuit diagram)
- Part 2:
  - Implement an ALU (details to be discussed on Friday)
- Due end of next week, or later if necessary. Don't worry we have time.

