




17.09.24 17:15

CSCI 250

Introduction to Computer Organisation

Lecture 1: Beyond Integer Arithmetics III



Jetic Gū
2024 Fall Semester (S3)

Overview

- Focus: Course Introduction
- Architecture: Logical Circuits
- Textbook: LW Chapter 7
- Core Ideas:
 1. VHDL, Binary Adder
 2. Lab 1 Part 2: Adder-Subtractor

VHSIC Hardware Description Language

What is HDL

- Programming Languages: e.g. Python, C, C++
 - Compiles/Interprets to machine code
 - Executed sequentially by a CPU
- Hardware Description Language: VHDL, Verilog
 - Describes hardware logic, how gates are connected
 - Loaded onto FPGA board, fully parallel (because it's a real circuit)

HDL IDE Platforms

- AMD Xilinx
 - [Chipset] Spartan 6-: ISE Suite
 - [Chipset] Spartan 7+: Vivado
- Intel Altera FPGA: Quartus Prime
- This is the industry standard, not as easy to get into
- Future CSCI250? For now, we'll use LogicWorks


Previous: Register Transfer Operations (VHDL Syntax)

	Operator	Example		Operator	Example
Assignment	<code><=</code>	<code>ax <= 12h</code>	Bitwise AND	<code>and</code>	<code>ax and bx</code>
Reg. Transfer	<code><=</code>	<code>ax <= bx</code>	Bitwise OR	<code>or</code>	<code>ax or bx</code>
Addition	<code>+</code>	<code>ax + bx</code>	Bitwise NOT	<code>not</code>	<code>not ax</code>
Subtraction	<code>-</code>	<code>ax - bx</code>	Bitwise XOR	<code>xor</code>	<code>ax xor bx</code>
Shift Left	<code>sll</code>	<code>ax sll 2</code>	Vectors		<code>ax(3 down to 0)</code>
Shift Right	<code>srl</code>	<code>ax srl 2</code>	Concatenate	<code>&</code>	<code>ax(7 down to 4) &ax(3 down to 0)</code>



Previous: 1-bit Half Adder

- Create a new component in VHDL called `HalfAdder1`
- Input: X, Y
- Output: S, C
- Don't use `AFTER`



Previous: 1-bit Half Adder


architecture arch1 of HalfAdder is

begin



```
S <= X XOR Y;
```

```
C <= X AND Y;
```


end arch1;



1 bit Binary Adder




1 bit Binary Adder




2. **Select** Create a new, empty model; **Select** Create a new symbol with the specified model attached; **Select** Next

1 bit Binary Adder



3. Select VHDL; Type in name Adder1Bit, the name cannot contain whitespace; Select Next

1 bit Binary Addder




Name	Func	Left	Right
X	In		
Y	In		
Z	In		
S	Out		
C	Out		


1 bit Binary Addder

The image shows a 'Pin Locations' dialog box in a software environment. The dialog has a title bar with three window control buttons (red, yellow, grey) on the left. Below the title bar is a text area with the following text: 'You can now specify where on the symbol you would like the pins to be placed. To move pins, just drag and drop between the boxes representing the left, top, right and bottom of the'. Below this text are four rectangular boxes for pin placement: 'Left pins' (containing 'Y', 'X', 'Z'), 'Top pins (left to right)', 'Bottom pins (left to right)', and 'Right pins' (containing 'C', 'S'). To the right of these boxes is a 'Symbol Label' text field containing 'Adder1Bit'. At the bottom of the dialog are three buttons: '< Back', 'Next >', and 'Cancel'.


1 bit Binary Adder



1 bit Binary Adder



1 bit Binary Adder



1 bit Binary Adder

```
library IEEE;  
use IEEE.std_logic_1164.all;
```

```
entity Adder1Bit is
```

```
port(  
    Z    : in std_logic;  
    X    : in std_logic;  
    Y    : in std_logic;  
    S    : out  std_logic;  
    C    : out  std_logic  
);
```

```
end Adder1Bit;
```

```
architecture arch1 of Adder1Bit is
```

```
begin
```

```
-- Your VHDL code defining the model goes here
```

```
end arch1;
```

- In VHDL, every expressions should end with semi-colon unless otherwise required
- This is the library bit, just like `#include <...>` or `import from C++/Python`

1 bit Binary Adder

```
library IEEE;  
use IEEE.std_logic_1164.all;
```

```
entity Adder1Bit is  
  
  port(  
    Z    : in std_logic;  
    X    : in std_logic;  
    Y    : in std_logic;  
    S    : out  std_logic;  
    C    : out  std_logic  
  );  
  
end Adder1Bit;
```

```
architecture arch1 of Adder1Bit is  
  
begin  
  
  -- Your VHDL code defining the model goes here  
  
end arch1;
```

- This is where you define your design entity
- A design entity can be a **chip**, a **board**, or a single transistor
We'll mostly concentrate on **chips/boards**
- This part here defines the **interface** (I/O) of your component
- You do **NOT** need to modify this

1 bit Binary Adder

```
library IEEE;
use IEEE.std_logic_1164.all;

entity Adder1Bit is


port(
    Z    : in std_logic;
    X    : in std_logic;
    Y    : in std_logic;
    S    : out  std_logic;
    C    : out  std_logic
);

end Adder1Bit;
```

```
architecture arch1 of Adder1Bit is
begin
    -- Your VHDL code defining the model goes here
end arch1;
```

- **Concurrent Statement**
Concurrent means parallel, there's no execution order, everything happens all at once
- This is where you will start coding
- `arch1` here is a label for this specific design of `Adder1Bit`. There might be multiple architectures that share the same IO. Important? Not to us as of right now

1 bit Binary Addder



- This is a 1bit binary full addder

$$S_1 = X \oplus Y; S = S_1 \oplus Z; C_1 = XY; C_2 = S_1Z; C = C_1 \oplus C_2$$

1 bit Binary Adder

$$S_1 = X \oplus Y; S = S_1 \oplus Z; C_1 = XY; C_2 = S_1Z; C = C_1 \oplus C_2$$

architecture arch1 of
Adder1Bit is

```
signal s1, c1, c2: std_logic;
```

```
begin
```

```
s1 <= (x xor y);  
s <= s1 xor z;  
c1 <= x and y;  
c2 <= z and s1;  
c <= c1 xor c2;
```

```
end arch1;
```

- **Temporary labels**

Declared before begin, variables that are neither Input nor Output

- **Use signal, datatype**

```
std_logic;
```

This is for a single bit

- **Expressions**

- Same syntax as we discussed in Register Microoperations, but in this case all labels are single bits

1 bit Binary Adder

$$S_1 = X \oplus Y; S = S_1 \oplus Z; C_1 = XY; C_2 = S_1Z; C = C_1 \oplus C_2$$

architecture arch1 of
Adder1Bit is

```
signal s1, c1, c2: std_logic;
```

```
begin
```

```
s1 <= (x xor y);  
s <= s1 xor z;  
c1 <= x and y;  
c2 <= z and s1;  
c <= c1 xor c2;
```

```
end arch1;
```

- **Temporary labels**

Declared before begin, variables that are neither Input nor Output

- **Use signal, datatype**


```
std_logic;
```

This is for a single bit

- **Expressions**

- Same syntax as we discussed in Register Microoperations, but in this case all labels are single bits

1 bit Binary Addder




- Simulation: use the implemented component as just any other component

VHDL in LogicWorks


Buses

16bit Binary Adder



1. Select VHDL; Type in name Adder16Bit, the name cannot contain whitespace; Select Next

16bit Binary Adder



Name	Func	Left	Right
X	In	15	0
Y	In	15	0
Z	In		
S	Out	15	0
C	Out		

16bit Binary Adder

```
library IEEE;
use IEEE.std_logic_1164.all;

entity Adder16bit is

port(
    Z    : in std_logic;
    Y    : in std_logic_vector(15 downto 0);
    X    : in std_logic_vector(15 downto 0);
    C    : out std_logic;
    S    : out std_logic_vector(15 downto 0)
);

end Adder16bit;

architecture arch1 of Adder16bit is

begin

    -- Your VHDL code defining the model goes here

end arch1;
```

- Notice the difference
 - `std_logic` is for single bits
 - `std_logic_vector` is for buses
- How can we design the adder?
 - Use Addition from register microoperations!

16bit Binary Adder

```
library IEEE;  
use IEEE.std_logic_1164.all;  
use IEEE.std_logic_arith.all;
```


...

```
architecture arch1 of Adder16bit  
is  
  
begin  
  
    S <= X + Y + Z;  
  
end arch1;
```

- Add a Package from Library
- How can we design the adder?
- Use Addition from register microoperations!


16bit Binary Adder

- For all VHDL vectors, the corresponding buses must have matching names
- E.g. X bus in Adder16bit should have bus X_0..15. Don't forget the underscore.
- There is a bug with the IO panel, I am investigating it
- Notice that C output doesn't work now. Solution?



16bit Binary Adder

- For all VHDL vectors, the corresponding buses must have matching names
- E.g. X bus in Adder16bit should have bus X_0..15. Don't forget the underscore.
- There is a bug with the IO panel, I am investigating it
- Notice that C output doesn't work now. Solution? (Hint: use concatenation & vector)



LAB 1 Part 2

A VHDL Exercise

LAB 1 Part 2

A VHDL Exercise

- Task 1: Implement `Adder16bit.dvw`, save it in `CSCI250.clf`
- Find a way to make `C` output the correct value
- You must show `Adder16bit` working in `circuit1.cct`

Name	Func	Left	Right
X	In	15	0
Y	In	15	0
Z	In		
S	Out	15	0
C	Out		

LAB 1 Part 2

A VHDL Exercise

- Task 2: Implement `AddSub16bit.dvw`, save it in `CSCI250.clf`
- This is an adder subtractor. AS is short for notAdd/Sub
- You must show `AddSub16bit` working in `circuit2.cct`

Name	Func	Left	Right
X	In	15	0
Y	In	15	0
AS	In		
O	Out	15	0
C	Out		