

CSCI 150 Introduction to Digital and Computer System Design Lecture 5: Registers V

Jetic Gū

Overview

- Focus: Fundamentals of Complex Digital Circuit Design
- Architecture: von Neumann
- Textbook v4: Ch7 7.6, 7.7; v5: Ch6 6.6, 6.7
- Core Ideas:
	- 1. Register-Cell Design
	- 2. Counter

Example Datapath Architecture P0 Review

Register Cell Design One register for AND, OR, XOR

1. Specification

- Input: n -bit A , n -bit B
- Mode: $M_{\rm AND}$, $M_{\rm OR}$, $M_{\rm XOR}$, only one of these can be 1. If all 0s preserve current value
- Output: n -bit output back to input register $A(D_A)$
	- If $M_{AND} = 1, D_A = A \cdot B$
	- If $M_{OR} = 1, D_A = A + B$
	- If $M_{XOR} = 1$, $D_A = A \oplus B$
	- If $M_{AND} + M_{OR} + M_{XOR} = 0, D_A = A$

2. Formulation 3. State Assignment

• For every bit $[0,n-1]$

4. Flip-Flop Input Equation 5. Output Equation

P1 Register Cell

• For every bit $[0,n-1]$

$$
D_A = M_{AND} \cdot
$$

$$
+ M_{OR} \cdot
$$

$$
+ M_{XOR} \cdot
$$

$$
+ M_{OR}
$$

- (AB)
- \cdot (*A* + *B*)
- $R \cdot (A\overline{B} + \overline{A}B)$
- $\overline{\mathcal{M}_{\mathrm{AND}}} \cdot \overline{\mathcal{M}_{\mathrm{XOR}}} \cdot A$

6. Optimisation

• For every bit $[0,n-1]$

$D_A = M_{\rm AND} \cdot (AB)$ $+M_{OR} \cdot (A+B)$ $+M_{XOR} \cdot (A\overline{B} + \overline{A}B)$ $+ \overline{M_{OR}} \cdot \overline{M_{AND}} \cdot \overline{M_{XOR}} \cdot A$

6. Optimisation

 $D_A = M_{\rm AND} \cdot (AB)$ $+M_{OR} \cdot (A+B)$ $+M_{XOR} \cdot (AB + \overline{AB})$ $+ \overline{M_{OR}} \cdot \overline{M_{AND}} \cdot \overline{M_{XOR}} \cdot A$ • For every bit $[0,n-1]$

 $= m_3(M_{\rm AND} + M_{\rm OR})$

- $+m_2(M_{OR} + M_{XO})$
- $+m_1(M_{OR} + M_{XO})$

$$
= M_{AND} \cdot \Sigma_m(3)
$$

+ $M_{OR} \cdot \Sigma_m(1,2,3)$
+ $M_{XOR} \cdot \Sigma_m(1,2)$
+ $M_{OR} \cdot \overline{M_{AND}} \cdot \overline{M_{XOR}} \cdot \Sigma_m(2,3)$
+ $\overline{M_{OR}} \cdot \overline{M_{AMD}} \cdot \overline{M_{XOR}}$
+ $\overline{M_{OR}} \cdot \overline{M_{AMD}} \cdot \overline{M_{XOR}}$
+ $\overline{M_{OR}} \cdot \overline{M_{AMD}} \cdot \overline{M_{XOR}}$
+ $\overline{M_{OR}}$

6. Optimisation

• For every bit $[0,n-1]$ $D_A = M_{\rm AND} \cdot (AB)$ $+M_{OR} \cdot (A+B)$ $+M_{XOR} \cdot (AB + \overline{AB})$ $+ \overline{M_{OR}} \cdot \overline{M_{AND}} \cdot \overline{M_{XOR}} \cdot A$

> $= m_3(M_{\rm AND})$ $+m_1(M_{OR} + M_{XOR})$

$$
= MAND \cdot \Sigma_m(3)
$$

+ $MOR \cdot \Sigma_m(1,2,3)$
+ $MXOR \cdot \Sigma_m(1,2)$
+ $MOR \cdot \overline{MAND} \cdot \overline{MXOR} \cdot \Sigma_m(2,3)$

$$
m_3(M_{\text{AND}} + M_{\text{OR}} + M_{\text{XOR}})
$$

+
$$
m_2(M_{\text{OR}} + M_{\text{XOR}} + M_{\text{AND}})
$$

+
$$
m_1(M_{\text{OR}} + M_{\text{XOR}})
$$

P1

7. Technology Mapping Register Cell **3566 CHARL AND REGISTER 6 / REGISTER 8 / REGISTER 8 / REGISTER AND REGISTER REGISTER**

Register Cells

- Register Cells are specific register designed to perform certain computation
	- What we just did was for AND, OR, XOR
- Register Cell for AND, OR, XOR, and NOT
- Register Cell for AND, OR, XOR, NOT, and Shifts
- etc.

Counter Functional Blocks

Ripple Counter; Synchronous Binary Counter; BCD Counter

Counter

- Register Cells for counting
	- Reset: set counter to 0
	- Every CLK tick: add 1 to the register
- 1. Ripple Counter
- 2. Synchronous Counters
-

Ripple Counter

- 1-bit Counter
	- What is the behaviour of the circuit on the right?

- - on the right?

- - on the right?

- 4-bit Counter
	- What is the behaviour of the circuit on the right?

Synchronous Binary Counter P2 **Counter TABLE 6-8 Counting Sequence of Binary Counter**

Upward Counting Sequence Downward Counting Sequence

Synchronous Binary Counter P2 **Counter TABLE Counting Sequence of Binary Counter**

Upward Counting Sequence Downward Counting Sequence

: Downward equals

• Upward Q_i flips when $\begin{array}{ccc} \bullet & \bullet \end{array}$ \mathcal{Z}_l dependence and unreliable operation. This is particularly true for logic that provides \mathcal{Z}_l

Synchronous Binary Counter P2 **Counter**

- Upward
	- $D_{A0} = \overline{Q_0}$
	- $D_{Ai} = Q_i \oplus (\Pi_{j, for all $i \in [1, n-1]$$
- Downward
	- Take $\overline{Q_i}$ as output (using e.g. multiplexer), for all $i \in [0,n-1]$

Exercise

- Implement 4-bit Ripple Counter in LogicWorks
- Implement 4-bit Synchronous Counter in LogicWorks
- Design 3 digit BCD counter using 4-bit binary counters

Tutorial Bus, Register Cells, Datapath