CSCI 150 Introduction to Digital and Computer System Design Midterm Review II



Jetic Gū



Overview

- Focus: Review
- Architecture: Combinational Logic Circuit
- Textbook v4: Ch1-4; v5: Ch1-3
- Core Ideas:
 - Digital Information Representation (Lecture 1) 1.
 - Combinational Logic Circuits (Lecture 2) 2.
 - 3. Combinational Functional Blocks, Arithmetic Blocks (Lecture 3)

P3 Comb. Design

Lecture 3: Combinational Logic Design

5 Steps Systematic Design Procedures; Functional Blocks; Decoder, Enabler, Multiplexer; Arithmetic Blocks



Comb. Design Bystematic Design Procedures

- 1. Specification: Write a specification for the circuit
- 2. **Formulation**: Derive relationship between inputs and outputs of the system e.g. using truth table or Boolean expressions
- 3. **Optimisation**: Apply optimisation, minimise the number of logic gates and literals required
- 4. **Technology Mapping**: Transform design to new diagram using available implementation technology
- 5. **Verification**: Verify the correctness of the final design in meeting the specifications



Hierarchical Design

- "divide-and-conquer"
- Circuit is broken up into individual functional pieces (blocks)
 - Each block has explicitly defined Interface (I/O) and Behaviour
 - A single block can be reused multiple times to simplify design process
 - If a single block is too complex, it can be further divided into smaller blocks, to allow for easier designs



Value-Fixing, Transferring, and **Elementary Func.** Inverting

Value-Fixing: giving a constant value to a wire

- F = 0: F = 1:
- (2)

•
$$F = X;$$

P3.2

(3) **Inverting**: inverting the value of a variable

•
$$F = \overline{X}$$

Transferring: giving a variable (wire) value from another variable (wire)



Vector Denotation

(4) Multiple-bit Function

- Functions we've seen so far has only one-bit output: 0/1
- Certain functions may have *n*-bit output

•
$$F(n-1:0) = (F_{n-1}, F_{n-2}, ...$$

Curtain Motor Control Circuit: F

 $., F_0$), each F_i is a one-bit function

$$F = (F_{Motor_1}, F_{Motor_2}, F_{Light})$$





P3.2 **Elementary Func.**







Enabler

• Transferring function, but with an additional EN signal acting as switch





P3.2 **Elementary Func.**







Enabler

• Transferring function, but with an additional *EN* signal acting as switch





• *n*-bit input, 2^n bits output

•
$$D_i = m_i$$

Design: use hierarchical designs! \bullet

A ₁	A ₀	Do	D ₁	D ₂
0	0	1	0	0
0	1	0	1	0
1	0	0	0	1
1	1	0	0	0





Encoder

- Inverse operation of a decoder
- 2ⁿ inputs, only one is giving positive input¹
- *n* outputs

1. In reality, could be less





Encoder



D ₀	A ₂	A ₁	A ₀
1	0	0	0
	0	0	1
	0	1	0
	0	1	1
	1	0	0
	1	0	1
	1	-	0
	1	1	1

$$A_0 = D_1 + D_3 + D_5$$
$$A_1 = D_2 + D_3 + D_6$$
$$A_2 = D_4 + D_5 + D_6$$





- Additional Validity Output V
 - Indicating whether the input is valid (contains 1)
- Priority
 - Ignores $D_{<i}$ if $D_i = 1$

Priority Encoder





D ₃	D ₂	D ₁	Do	A ₁	A ₀	V	$V = D_3 + D_2 + D_1 + D_0$
0	0	0	0	0	0	0	$A_1 = D_3 + \overline{D_3}D_2 = D_2 + D_3$ $A_0 = \overline{D_2}\overline{D_2}D_1 + D_2$
0	0	0	1	0	0	1	$= \overline{D_2}D_1 + D_3$
0	0	1	X	0	1	1	
0	1	X	Х	1	0	1	-1 Priority 2 Encoder
1	X	Х	X	1	1	1	

Priority Encoder



- Multiple *n*-variable input vectors
- Single *n*-variable output vector
- Switches: which input vectors to output







Concer

- Implementing Multiplexer using Decoders
- Implementing Multiplexer using smaller Multiplexers
- Implementing Sum-of-Minterm using Decoder (use OR gate)
- Implementing Sum-of-Minterm using Multiplexer (use value fixing)

Common Techniques



Arithmetic Blocks

- 1-bit Half Adder and Full Adder
- n-bit Adder
- 1-bit subtractor and n-bit subtractor
- 2s complement and binary addersubtractor



P0 Binary Adder



• Half adder input X, Y output S, C

1-bit Adder



• Full adder input *X*, *Y*, *Z*; output S, C





Unsigned Binary Subtraction

Technology

• 1 bit Unsigned Subtractor

Borrows B_{000110} Minuend $X_{0:n-1}$ 10110 Input Output Subtrahend $Y_{0:n-1}$ -10011Difference $D_{0:n-1}$ 00011









X

Binary subtractor

Selective 2's complementer

Output



P3.4 Arithmetic Blocks





Adder-Subtractor II

P3.4 Arithmetic Blocks

