### CSCI 150 Introduction to Digital and Computer System Design Lecture 3: Combinational Logic Design V



Jetic Gū



### Overview

- Focus: Arithmetic Functional Blocks
- Architecture: Combinatory Logical Circuits
- Textbook v4: Ch4 4.2; v5: Ch3 3.9
- Core Ideas:
  - Binary Adder 1.

### Review Systematic Design Procedures

- 1. Specification: Write a specification for the circuit
- 2. **Formulation**: Derive relationship between inputs and outputs of the system e.g. using truth table or Boolean expressions
- 3. **Optimisation**: Apply optimisation, minimise the number of logic gates and literals required
- 4. **Technology Mapping**: Transform design to new diagram using available implementation technology
- 5. **Verification**: Verify the correctness of the final design in meeting the specifications



# **Review** Functional Components (1)

- Value-Fixing, Transferring, Inverting, Enabler
- Decoder
  - Input:  $A_0 A_1 \dots A_{n-1}$
  - Output:  $D_0 D_1 \dots D_{2^n-1}$ ,  $D_i = m_i$





## **Review** Functional Components (2)

- Encoder
  - Input:  $m_0, \ldots, m_{2^n-1}$  with only one positive value
  - Output:  $A_0, \ldots, A_{n-1}$
  - Priority Encoder: validity, priority output
- Multiplexer
  - Switching between multiple input channels











- Perform binary addition
- 1-bit Half adder input X, Y; output S, C
- Full adder input vectors X, Y, and single-bit Z; output vector S and single-bit C
- Remember what we did before?







## 1-bit Binary Adder

### **Full Adder**



## 1-bit Binary Adder



1. #04-2020-1000-111\_Lecture3\_Combinational\_Logic\_Design\_III, P3



### **Full Adder**



### 1-bit Half Adder

• Half adder input *X*, *Y* output *S*, *C* 







## 1-bit Half Adder







### 1-bit Half Adder







> • Full adder input *X*, *Y*, *Z*; output S, C



### 1-bit Full Adder



### 1-bit Full Adder

Half adder1
 input X, Y
 output S', C'

Full adder
 input X, Y, Z;
 output S, C

**P1** 

**Binary Adder** 

- Half adder2
  input S', Z
  output S, C"
- C = C' + C''





### **1-bit Full Adder**

• Half adder1 input X, Y output S', C'

• Full adder input *X*, *Y*, *Z*; output S, C

**P1** 

**Binary Adder** 

- Half adder2 input *S'*, *Z* output *S*, *C*"
- C = C' + C''





> • Full adder input vectors *X*, *Y*, and single-bit *Z*; output vector *S* and single-bit *C*





> • Full adder input vectors *X*, *Y*, and single-bit *Z*; output vector *S* and single-bit *C*









### Preview

- Binary Adder √
- Binary Subtraction (using complements)
- Adder-Subtractor Unit
- VHDL

• Contraction, Incrementing, Multiplication (by constant), Division (by constant)

